BEGIN:VCALENDAR
VERSION:2.0
PRODID:IEEE vTools.Events//EN
CALSCALE:GREGORIAN
BEGIN:VTIMEZONE
TZID:Europe/Madrid
BEGIN:DAYLIGHT
DTSTART:20180325T030000
TZOFFSETFROM:+0100
TZOFFSETTO:+0200
RRULE:FREQ=YEARLY;BYDAY=-1SU;BYMONTH=3
TZNAME:CEST
END:DAYLIGHT
BEGIN:STANDARD
DTSTART:20171029T020000
TZOFFSETFROM:+0200
TZOFFSETTO:+0100
RRULE:FREQ=YEARLY;BYDAY=-1SU;BYMONTH=10
TZNAME:CET
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTAMP:20180522T111908Z
UID:FB0F01F4-C733-4929-B499-9548D46164F5
DTSTART;TZID=Europe/Madrid:20180308T083000
DTEND;TZID=Europe/Madrid:20180309T123000
DESCRIPTION:This two-day workshop is aimed at researchers and hardware engi
 neers. It covers fast design of digital systems (e.g. FPGA\, ASIC) with th
 e electronic design tool AHIR. AHIR enables the hardware compilation of a 
 circuit description. The input entry is a high‐level programming languag
 e and the output is fully functional VHDL. There will be both theory (day 
 1) and lab (day 2) sessions.\n\nCo-sponsored by: Universidad CEU San Pablo
 \n\nSpeaker(s): Madhav P. Desai\, \n\nAgenda: \n8 March. 8:30h‐12:30h. I
 ntroduction to the AHIR tool suite.\n- Language Aa\n- VHDL generation\n- V
 erification\n\n9 March. 8:30h‐12:30h. Case study: real‐time ECG charac
 terization.\n\nBldg: Escuela Politécnica Superior\, Universidad CEU San P
 ablo\, Campus de Montepríncipe\, Alcorcon\, Madrid\, Spain\, 28925
LOCATION:Bldg: Escuela Politécnica Superior\, Universidad CEU San Pablo\, 
 Campus de Montepríncipe\, Alcorcon\, Madrid\, Spain\, 28925
ORGANIZER:antonio.lopez@ieee.org
SEQUENCE:3
SUMMARY:Workshop on Fast Design of Digital Systems
URL;VALUE=URI:https://events.vtools.ieee.org/m/168394
X-ALT-DESC:Description: <br /><p>This two-day workshop is aimed at research
 ers and hardware engineers. It covers&nbsp\;fast design of digital systems
  (e.g. FPGA\, ASIC) with the electronic design tool AHIR. AHIR enables the
  hardware compilation of a circuit description. The input entry is a high
 ‐level programming language and the output is fully functional VHDL. The
 re will be both theory (day 1) and lab (day 2) sessions.</p><br /><br />Ag
 enda: <br /><p>8 March. 8:30h‐12:30h. Introduction to the AHIR tool suit
 e.<br />&nbsp\;- Language Aa<br />&nbsp\;- VHDL generation<br />&nbsp\;- V
 erification</p>\n<p>9 March. 8:30h‐12:30h. Case study: real‐time ECG c
 haracterization.</p>
END:VEVENT
END:VCALENDAR