BEGIN:VCALENDAR
VERSION:2.0
PRODID:IEEE vTools.Events//EN
CALSCALE:GREGORIAN
BEGIN:VTIMEZONE
TZID:Europe/Prague
BEGIN:DAYLIGHT
DTSTART:20180325T030000
TZOFFSETFROM:+0100
TZOFFSETTO:+0200
RRULE:FREQ=YEARLY;BYDAY=-1SU;BYMONTH=3
TZNAME:CEST
END:DAYLIGHT
BEGIN:STANDARD
DTSTART:20181028T020000
TZOFFSETFROM:+0200
TZOFFSETTO:+0100
RRULE:FREQ=YEARLY;BYDAY=-1SU;BYMONTH=10
TZNAME:CET
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTAMP:20180904T125704Z
UID:59DB4CEE-6FDD-4E0E-BB41-EC698F7846C9
DTSTART;TZID=Europe/Prague:20180903T100000
DTEND;TZID=Europe/Prague:20180903T233000
DESCRIPTION:The lecture will be focused on technology pros and cons\, varia
 bility impact\, methods to evaluate it and circuit\naspects in co-design. 
 Also clever usage of TCAD to predict device and circuit capacitances will 
 be presented.\n\nSpeaker(s): Dr. Rajiv Joshi\, \n\nRoom: 80\, CTU in Pragu
 e\, FEE\, Technicka 2\, Praha 6\, Czech Republic\, Czech Republic\, 16627
LOCATION:Room: 80\, CTU in Prague\, FEE\, Technicka 2\, Praha 6\, Czech Rep
 ublic\, Czech Republic\, 16627
ORGANIZER:voves@fel.cvut.cz
SEQUENCE:1
SUMMARY:Technology Circuit Co-Design for Nano-Scale Era / Distinguished Lec
 ture
URL;VALUE=URI:https://events.vtools.ieee.org/m/176438
X-ALT-DESC:Description: <br /><p>The lecture will be focused on technology 
 pros and cons\, variability impact\, methods to evaluate it and circuit<br
  />aspects in co-design. Also clever usage of TCAD to predict device and c
 ircuit capacitances will be presented.</p>
END:VEVENT
END:VCALENDAR