BEGIN:VCALENDAR
VERSION:2.0
PRODID:IEEE vTools.Events//EN
CALSCALE:GREGORIAN
BEGIN:VTIMEZONE
TZID:America/New_York
BEGIN:DAYLIGHT
DTSTART:20210314T030000
TZOFFSETFROM:-0500
TZOFFSETTO:-0400
RRULE:FREQ=YEARLY;BYDAY=2SU;BYMONTH=3
TZNAME:EDT
END:DAYLIGHT
BEGIN:STANDARD
DTSTART:20201101T010000
TZOFFSETFROM:-0400
TZOFFSETTO:-0500
RRULE:FREQ=YEARLY;BYDAY=1SU;BYMONTH=11
TZNAME:EST
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTAMP:20210219T023343Z
UID:0803A7CA-1854-4E79-8707-AE099922E8E6
DTSTART;TZID=America/New_York:20210218T200000
DTEND;TZID=America/New_York:20210218T213000
DESCRIPTION:How can we make computers faster and more power-efficient? We m
 ight need to look at changing the instruction sets.\n\nFor decades\, Moore
 ’s Law and its partner Dennard Scaling have together enabled exponential
  computer systems performance improvements at manageable power dissipation
 . With the slowing of Moore/Dennard improvements\, designers have turned t
 o a range of approaches for extending scaling of computer systems performa
 nce and power efficiency. Unfortunately\, the scaling gains afforded by th
 ese techniques come with significant costs: increased hardware and softwar
 e complexity\, degraded programmability and portability\, and increased li
 kelihood of design errors and security vulnerabilities. The long-held hard
 ware-software abstraction offered by the Instruction Set Architecture (ISA
 ) interface is fading quickly in this post-ISA era. The talk will cover a 
 range of design opportunities and challenges\, with a particular emphasis 
 on the surprising alignments between full-stack issues in both classical a
 nd quantum computing systems.\n\nSpeaker(s): Margaret Martonosi\, \n\nVirt
 ual: https://events.vtools.ieee.org/m/238139
LOCATION:Virtual: https://events.vtools.ieee.org/m/238139
ORGANIZER:dmancl@acm.org
SEQUENCE:3
SUMMARY:Seismic Shifts: Challenges and Opportunities in the “Post-ISA” 
 Era of Computer Systems Design
URL;VALUE=URI:https://events.vtools.ieee.org/m/238139
X-ALT-DESC:Description: <br /><p>How can we make computers faster and more 
 power-efficient?&nbsp\; We might need to look at changing the instruction 
 sets.</p>\n<p>For decades\, Moore&rsquo\;s Law and its partner Dennard Sca
 ling have together enabled exponential computer systems performance improv
 ements at manageable power dissipation.&nbsp\; With the slowing of Moore/D
 ennard improvements\, designers have turned to a range of approaches for e
 xtending scaling of computer systems performance and power efficiency.&nbs
 p\; Unfortunately\, the scaling gains afforded by these techniques come wi
 th significant costs: increased hardware and software complexity\, degrade
 d programmability and portability\, and increased likelihood of design err
 ors and security vulnerabilities. The long-held hardware-software abstract
 ion offered by the Instruction Set Architecture (ISA) interface is fading 
 quickly in this post-ISA era.&nbsp\; The talk will cover a range of design
  opportunities and challenges\, with a particular emphasis on the surprisi
 ng alignments between full-stack issues in both classical and quantum comp
 uting systems.</p>
END:VEVENT
END:VCALENDAR