BEGIN:VCALENDAR
VERSION:2.0
PRODID:IEEE vTools.Events//EN
CALSCALE:GREGORIAN
BEGIN:VTIMEZONE
TZID:America/Los_Angeles
BEGIN:DAYLIGHT
DTSTART:20210314T030000
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
RRULE:FREQ=YEARLY;BYDAY=2SU;BYMONTH=3
TZNAME:PDT
END:DAYLIGHT
BEGIN:STANDARD
DTSTART:20201101T010000
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
RRULE:FREQ=YEARLY;BYDAY=1SU;BYMONTH=11
TZNAME:PST
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTAMP:20220316T015638Z
UID:1DC12B11-9B1F-4B02-A0F9-1FAE22D6F368
DTSTART;TZID=America/Los_Angeles:20201105T080000
DTEND;TZID=America/Los_Angeles:20201105T200000
DESCRIPTION:The 2020 ACM/IEEE International Workshop on System-Level Interc
 onnect Problems and Pathfinding (SLIP^2) is the 22nd\, &quot;rebooted&quot; edition 
 of the System-Level Interconnect Prediction (SLIP) Workshop. As computing 
 systems and applications grapple with a post-Moore\, post-CMOS\, post-von 
 Neumann future\, fundamental interconnect problems and pathfinding challen
 ges have become more critical to address than ever before.\n\nAgenda: \nTE
 CHNICAL TOPICS\n\nTechnical topics include but are not limited to:\n\n- Le
 arning and predictive models for interconnect at various IC and system des
 ign stages\n- Roadmapping and pathfinding of interconnect technology and a
 rchitectures\n- Roadmapping and pathfinding of chip-to-chip interconnect\,
  chiplets\, and chip-package interfaces\n- System-level design for FPGAs\,
  NoCs\, reconfigurable systems\n- 2.5D and 3D-integrated system interconne
 ct optimization\, projection and pathfinding\n- Design\, analysis\, and (c
 o)optimization of power and clock distribution networks\n- Topologies and 
 fabrics of multi- and many-core architectures\n- Predictive models for pow
 er and performance of system-level interconnects\n- Interconnects in socia
 l\, genetic\, and biological systems\n- Interconnects in complex networks 
 and high-performance computing\n- Interconnects in quantum architectures\n
 - System-level interconnect reliability\, aging\, thermal\, yield and cost
  issues\n\n- Bio-inspired connectionist systems\, such as artificial neura
 l networks\n\nVirtual: https://events.vtools.ieee.org/m/239209
LOCATION:Virtual: https://events.vtools.ieee.org/m/239209
ORGANIZER:kathyh@ieee.org
SEQUENCE:1
SUMMARY:2020 ACM/IEEE International Workshop on System-Level Interconnect P
 roblems and Pathfinding (SLIP^2)
URL;VALUE=URI:https://events.vtools.ieee.org/m/239209
X-ALT-DESC:Description: &lt;br /&gt;&lt;p&gt;The 2020 ACM/IEEE International Workshop o
 n&amp;nbsp\;&lt;strong&gt;System-Level Interconnect Problems and Pathfinding (SLIP^2
 )&lt;/strong&gt;&amp;nbsp\;is the 22nd\, &quot;rebooted&quot; edition of the System-Level Inte
 rconnect Prediction (SLIP) Workshop. As computing systems and applications
  grapple with a post-Moore\, post-CMOS\, post-von Neumann future\, fundame
 ntal interconnect problems and pathfinding challenges have become more cri
 tical to address than ever before.&lt;/p&gt;&lt;br /&gt;&lt;br /&gt;Agenda: &lt;br /&gt;&lt;div&gt;\n&lt;di
 v&gt;\n&lt;h1&gt;TECHNICAL TOPICS&lt;/h1&gt;\n&lt;p&gt;&lt;span style=&quot;font-family: helvetica\, ar
 ial\, sans-serif\;&quot;&gt;Technical topics include but are not limited to:&lt;/span
 &gt;&lt;/p&gt;\n&lt;ul&gt;\n&lt;li&gt;Learning and predictive models for interconnect at variou
 s IC and system design stages&lt;/li&gt;\n&lt;li&gt;Roadmapping and pathfinding of int
 erconnect technology and architectures&lt;/li&gt;\n&lt;li&gt;Roadmapping and pathfindi
 ng of chip-to-chip interconnect\, chiplets\, and chip-package interfaces&lt;/
 li&gt;\n&lt;li&gt;System-level design for FPGAs\, NoCs\, reconfigurable systems&lt;/li
 &gt;\n&lt;li&gt;2.5D and 3D-integrated system interconnect optimization\, projectio
 n and pathfinding&lt;/li&gt;\n&lt;li&gt;Design\, analysis\, and (co)optimization of po
 wer and clock distribution networks&lt;/li&gt;\n&lt;li&gt;Topologies and fabrics of mu
 lti- and many-core architectures&lt;/li&gt;\n&lt;li&gt;Predictive models for power and
  performance of system-level interconnects&lt;/li&gt;\n&lt;li&gt;Interconnects in soci
 al\, genetic\, and biological systems&lt;/li&gt;\n&lt;li&gt;Interconnects in complex n
 etworks and high-performance computing&lt;/li&gt;\n&lt;li&gt;Interconnects in quantum 
 architectures&lt;/li&gt;\n&lt;li&gt;System-level interconnect reliability\, aging\, th
 ermal\, yield and cost issues&lt;/li&gt;\n&lt;/ul&gt;\n&lt;ul&gt;\n&lt;li&gt;&lt;span style=&quot;font-fam
 ily: helvetica\, arial\, sans-serif\;&quot;&gt;Bio-inspired connectionist systems\
 , such as artificial neural networks&lt;/span&gt;&lt;/li&gt;\n&lt;/ul&gt;\n&lt;br /&gt;&lt;br /&gt;&amp;nbsp
 \;&amp;nbsp\; &amp;nbsp\;&amp;nbsp\;&lt;/div&gt;\n&lt;div&gt;&lt;iframe id=&quot;twitter-widget-0&quot; class=&quot;
 twitter-timeline twitter-timeline-rendered&quot; title=&quot;Twitter Timeline&quot; frame
 border=&quot;0&quot; scrolling=&quot;no&quot; allowfullscreen=&quot;true&quot; data-widget-id=&quot;profile:S
 LIPPWorkshop&quot;&gt;&lt;/iframe&gt;&lt;/div&gt;\n&lt;/div&gt;
END:VEVENT
END:VCALENDAR

