BEGIN:VCALENDAR
VERSION:2.0
PRODID:IEEE vTools.Events//EN
CALSCALE:GREGORIAN
BEGIN:VTIMEZONE
TZID:Europe/Madrid
BEGIN:DAYLIGHT
DTSTART:20210328T030000
TZOFFSETFROM:+0100
TZOFFSETTO:+0200
RRULE:FREQ=YEARLY;BYDAY=-1SU;BYMONTH=3
TZNAME:CEST
END:DAYLIGHT
BEGIN:STANDARD
DTSTART:20201025T020000
TZOFFSETFROM:+0200
TZOFFSETTO:+0100
RRULE:FREQ=YEARLY;BYDAY=-1SU;BYMONTH=10
TZNAME:CET
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTAMP:20201202T082304Z
UID:46054B04-4616-4662-A277-CD90E7951711
DTSTART;TZID=Europe/Madrid:20201118T170000
DTEND;TZID=Europe/Madrid:20201118T180000
DESCRIPTION:Keynote Talk sponsored by IEEE CAS Spain Chapter\n\nWednesday N
 ovember 18th\, 2020\n\nAttack-Resistant Energy-Efficient SoC for Smart & S
 ecure IoT\n\nDr. Vivek De\nIntel Fellow at Intel Corporation. IEEE Fellow\
 n\nAbstract: We will discuss SoC design challenges and opportunities for s
 mart and secure cyberphysical systems in the emerging world of IoT\, focus
 ing on two distinct areas: (1) how to deliver uncompromising performance a
 nd user experience while minimizing energy consumption\, and (2) how to pr
 ovide cryptographic-quality “roots of trust” in silicon and resistance
  to physical side channel attacks with minimal overhead. We will present S
 oC designs that span a wide range of performance and power across diverse 
 platforms and workloads\, and achieve robust near-threshold-voltage (NTV) 
 operation in nanoscale CMOS. We will discuss techniques to overcome the ch
 allenges posed by device parameter variations\, supply noises\, temperatur
 e excursions\, aging-induced degradations\, workload and activity changes\
 , and reliability considerations. True Random Number Generator (TRNG) and 
 Physically Unclonable Function (PUF) circuits\, the two critical silicon b
 uilding blocks for generating dynamic and static entropy for encryption ke
 ys and digital fingerprints\, respectively\, will be presented. We will al
 so discuss power and electromagnetic physical side-channel-attack detectio
 n and mitigation techniques for enabling robust hardware security.\n\nVirt
 ual: https://events.vtools.ieee.org/m/247897
LOCATION:Virtual: https://events.vtools.ieee.org/m/247897
ORGANIZER:spaton@ing.uc3m.es
SEQUENCE:2
SUMMARY:Keynote Talk by Distinguished Lecturer Vivek De at DCIS 2020 "Attac
 k-Resistant Energy-Efficient SoC for Smart & Secure IoT"
URL;VALUE=URI:https://events.vtools.ieee.org/m/247897
X-ALT-DESC:Description: <br /><h2>Keynote Talk sponsored by IEEE CAS Spain 
 Chapter</h2>\n<h2>Wednesday November 18th\, 2020&nbsp\;</h2>\n<h3>Attack-R
 esistant Energy-Efficient SoC for Smart &amp\; Secure IoT</h3>\n<h4>Dr. Vi
 vek De<br />Intel Fellow at Intel Corporation. IEEE Fellow</h4>\n<p><stron
 g>Abstract:</strong>&nbsp\;We will discuss SoC design challenges and oppor
 tunities for smart and secure cyberphysical systems in the emerging world 
 of IoT\, focusing on two distinct areas: (1) how to deliver uncompromising
  performance and user experience while minimizing energy consumption\, and
  (2) how to provide cryptographic-quality &ldquo\;roots of trust&rdquo\; i
 n silicon and resistance to physical side channel attacks with minimal ove
 rhead. We will present SoC designs that span a wide range of performance a
 nd power across diverse platforms and workloads\, and achieve robust near-
 threshold-voltage (NTV) operation in nanoscale CMOS. We will discuss techn
 iques to overcome the challenges posed by device parameter variations\, su
 pply noises\, temperature excursions\, aging-induced degradations\, worklo
 ad and activity changes\, and reliability considerations. True Random Numb
 er Generator (TRNG) and Physically Unclonable Function (PUF) circuits\, th
 e two critical silicon building blocks for generating dynamic and static e
 ntropy for encryption keys and digital fingerprints\, respectively\, will 
 be presented. We will also discuss power and electromagnetic physical side
 -channel-attack detection and mitigation techniques for enabling robust ha
 rdware security.</p>
END:VEVENT
END:VCALENDAR