BEGIN:VCALENDAR
VERSION:2.0
PRODID:IEEE vTools.Events//EN
CALSCALE:GREGORIAN
BEGIN:VTIMEZONE
TZID:US/Eastern
BEGIN:DAYLIGHT
DTSTART:20210314T030000
TZOFFSETFROM:-0500
TZOFFSETTO:-0400
RRULE:FREQ=YEARLY;BYDAY=2SU;BYMONTH=3
TZNAME:EDT
END:DAYLIGHT
BEGIN:STANDARD
DTSTART:20201101T010000
TZOFFSETFROM:-0400
TZOFFSETTO:-0500
RRULE:FREQ=YEARLY;BYDAY=1SU;BYMONTH=11
TZNAME:EST
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTAMP:20210128T220829Z
UID:75D1A9FD-C5CF-4178-8ADA-AB8297E26A8C
DTSTART;TZID=US/Eastern:20210128T161000
DTEND;TZID=US/Eastern:20210128T170000
DESCRIPTION:In this talk\, Rambus will review their recent 26.5625Gbps to 1
 06.25Gbps XSR SerDes macro in 7nm CMOS. The talk will go over the system a
 rchitecture\, self-test features\, and measurement results. A 1.55pJ/b pow
 er efficiency and beachfront density of 722Gbps/mm have been achieved.\n\n
 Speaker(s): Ravi Shivnaraine\, \n\nVirtual: https://events.vtools.ieee.org
 /m/257895
LOCATION:Virtual: https://events.vtools.ieee.org/m/257895
ORGANIZER:saba.zargham@mail.utoronto.ca
SEQUENCE:8
SUMMARY:A 26.5625Gbps to 106.25Gbps XSR SerDes with 1.55pJ/bit efficiency i
 n 7nm CMOS
URL;VALUE=URI:https://events.vtools.ieee.org/m/257895
X-ALT-DESC:Description: &lt;br /&gt;&lt;p&gt;In this talk\, Rambus will review their re
 cent 26.5625Gbps to 106.25Gbps XSR SerDes macro in 7nm CMOS. The talk will
  go over the system architecture\, self-test features\, and measurement re
 sults. A 1.55pJ/b power efficiency and beachfront density of 722Gbps/mm ha
 ve been achieved.&lt;/p&gt;
END:VEVENT
END:VCALENDAR

