BEGIN:VCALENDAR
VERSION:2.0
PRODID:IEEE vTools.Events//EN
CALSCALE:GREGORIAN
BEGIN:VTIMEZONE
TZID:US/Eastern
BEGIN:DAYLIGHT
DTSTART:20220313T030000
TZOFFSETFROM:-0500
TZOFFSETTO:-0400
RRULE:FREQ=YEARLY;BYDAY=2SU;BYMONTH=3
TZNAME:EDT
END:DAYLIGHT
BEGIN:STANDARD
DTSTART:20211107T010000
TZOFFSETFROM:-0400
TZOFFSETTO:-0500
RRULE:FREQ=YEARLY;BYDAY=1SU;BYMONTH=11
TZNAME:EST
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTAMP:20211209T212316Z
UID:39A814A8-DED6-404E-9624-6AD00B23ED34
DTSTART;TZID=US/Eastern:20211116T183000
DTEND;TZID=US/Eastern:20211116T200000
DESCRIPTION:Abstract: Since the turn of the century many integrated circuit
  (IC) design houses have outsourced the production of their chips to other
  countries. This has created a new opening for cyber-attacks: when a firm 
 sends out a design to be manufactured\, the trustworthiness of the manufac
 tured IC can no longer be guaranteed. It is possible to insert hardware Tr
 ojans directly into a chip during the design and manufacturing process. Th
 ese hardware Trojans can destroy a chip\, reduce performance or even leak 
 sensitive data. For many in the information assurance arena confidentialit
 y is paramount\, so the possibility of a hardware Trojan leaking sensitive
  data is of greatest concern. In conjunction with its partners from academ
 ia\, the U.S. Air Force has patented and patent-pending inventions for def
 ending against data-leakage hardware Trojans in 2 forms: 1) combinational 
 and 2) sequential logic. Both forms defeat data leakage through a randomiz
 ed encoding and split manufacturing scheme. This presentation will focus o
 n the combinational method (the sequential version is similar). Experiment
 al work revealed the power and area overheads associated with these techni
 ques\; yet\, the user’s risk calculus can be such that these overheads b
 ecome acceptable – especially when there is only a 3% decrease in perfor
 mance.\n\nPhoto courtesy: [H. Zhao et al](https://www.computer.org/csdl/jo
 urnal/tq/2020/04/08432124/13rRUwh80Ih) in IEEE Transactions on Dependable 
 and Secure Computing.\n\nSpeaker Bio: Kevin A. Kwiat\, PhD\, is formerly a
  Principal Computer Engineer with the U.S. Air Force Research Laboratory (
 AFRL) with more than 34 years of service. During that time\, he conducted 
 research and development in a wide scope of areas: high reliability microc
 ircuit selection for military systems\; testability\; logic and fault simu
 lation\; rad-hard microprocessors\; benchmarking of experimental designs\;
  distributed processing systems\; assured communications\; FPGA-based comp
 uting\; fault tolerance\; survivable systems\; game theory\; cyber-securit
 y\; and cloud computing. His PhD is in Computer Engineering from Syracuse 
 University. He is an Adjunct Associate Professor in the Department of Comp
 uter Science and Engineering at the University of Buffalo. He is co-founde
 r and leader of Haloed Sun TEK of Sarasota\, Florida\, which is an LLC spe
 cializing in technology transfer and has joined forces with the Commercial
  Applications for Early Stage Advanced Research (CAESAR) Group. Presently\
 , he is on a hiatus from the CAESAR Group because he was awarded a Nationa
 l Research Council fellowship to investigate hardware security and trust.\
 n\nSpeaker(s): Dr Kevin A. Kwiat\, \n\nVirtual: https://events.vtools.ieee
 .org/m/288521
LOCATION:Virtual: https://events.vtools.ieee.org/m/288521
ORGANIZER:jwinikus@buffalo.edu
SEQUENCE:16
SUMMARY:A Digital Design Approach for Defeating Data Leakage Hardware Troja
 ns
URL;VALUE=URI:https://events.vtools.ieee.org/m/288521
X-ALT-DESC:Description: &lt;br /&gt;&lt;p class=&quot;Textbody&quot;&gt;&lt;span style=&quot;color: black
 \;&quot;&gt;Abstract: Since the turn of the century many integrated circuit (IC) d
 esign houses have outsourced the production of their chips to other countr
 ies. This has created a new opening for cyber-attacks: when a firm sends o
 ut a design to be manufactured\, the trustworthiness of the manufactured I
 C can no longer be guaranteed. It is possible to insert hardware Trojans d
 irectly into a chip during the design and manufacturing process. These har
 dware Trojans can destroy a chip\, reduce performance or even leak sensiti
 ve data. For many in the information assurance arena confidentiality is pa
 ramount\, so the possibility of a hardware Trojan leaking sensitive data i
 s of greatest concern. In conjunction with its partners from academia\, th
 e U.S. Air Force has patented and patent-pending inventions for defending 
 against data-leakage hardware Trojans in 2 forms: 1) combinational and 2) 
 sequential logic. Both forms defeat data leakage through a randomized enco
 ding and split manufacturing scheme. This presentation will focus on the c
 ombinational method (the sequential version is similar). Experimental work
  revealed the power and area overheads associated with these techniques\; 
 yet\, the user&amp;rsquo\;s risk calculus can be such that these overheads bec
 ome acceptable &amp;ndash\; especially when there is only a 3% decrease in per
 formance.&lt;/span&gt;&lt;/p&gt;\n&lt;p class=&quot;Textbody&quot;&gt;&lt;span style=&quot;color: black\;&quot;&gt;&lt;em
 &gt;Photo courtesy: &lt;a class=&quot;dark-link&quot; href=&quot;https://www.computer.org/csdl/
 journal/tq/2020/04/08432124/13rRUwh80Ih&quot; data-feathr-click-track=&quot;true&quot;&gt;H.
  Zhao et al&lt;/a&gt; in IEEE Transactions on Dependable and Secure Computing&lt;/e
 m&gt;&lt;em&gt;.&lt;/em&gt;&lt;/span&gt;&lt;/p&gt;\n&lt;p class=&quot;Textbody&quot;&gt;&lt;span style=&quot;color: black\;&quot;&gt;
 Speaker Bio: Kevin A. Kwiat\, PhD\, is formerly a Principal Computer Engin
 eer with the U.S. Air Force Research Laboratory (AFRL) with more than 34 y
 ears of service. During that time\, he conducted research and development 
 in a wide scope of areas: high reliability microcircuit selection for mili
 tary systems\; testability\; logic and fault simulation\; rad-hard micropr
 ocessors\; benchmarking of experimental designs\; distributed processing s
 ystems\; assured communications\; FPGA-based computing\; fault tolerance\;
  survivable systems\; game theory\; cyber-security\; and cloud computing. 
 His PhD is in Computer Engineering from Syracuse University. He is an Adju
 nct Associate Professor in the Department of Computer Science and Engineer
 ing at the University of Buffalo.&amp;nbsp\; He is co-founder and leader of Ha
 loed Sun TEK of Sarasota\, Florida\, which is an LLC specializing in techn
 ology transfer and has joined forces with the Commercial Applications for 
 Early Stage Advanced Research (CAESAR) Group.&amp;nbsp\; Presently\, he is on 
 a hiatus from the CAESAR Group because he was awarded a National Research 
 Council fellowship to investigate hardware security and trust.&lt;/span&gt;&lt;/p&gt;
END:VEVENT
END:VCALENDAR

