BEGIN:VCALENDAR
VERSION:2.0
PRODID:IEEE vTools.Events//EN
CALSCALE:GREGORIAN
BEGIN:VTIMEZONE
TZID:US/Eastern
BEGIN:DAYLIGHT
DTSTART:20220313T030000
TZOFFSETFROM:-0500
TZOFFSETTO:-0400
RRULE:FREQ=YEARLY;BYDAY=2SU;BYMONTH=3
TZNAME:EDT
END:DAYLIGHT
BEGIN:STANDARD
DTSTART:20211107T010000
TZOFFSETFROM:-0400
TZOFFSETTO:-0500
RRULE:FREQ=YEARLY;BYDAY=1SU;BYMONTH=11
TZNAME:EST
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTAMP:20220224T155629Z
UID:5AE59494-CA0D-48F8-B980-39A6C78DB734
DTSTART;TZID=US/Eastern:20220215T110000
DTEND;TZID=US/Eastern:20220215T120000
DESCRIPTION:Course Format: Live Webinar\, 10 sessions\, 1 hour per session\
 n\nTimes and Dates: 11AM (ET) February 15\, 17\, 22\, 24\, March 1\, 3\, 8
 \, 10\, 15\, 17\n\nIntroduction: In this course VHDL circuit design langua
 ge will be taught. VIVADO Platform will be used for VHDL coding\, simulati
 on and FPGA programming. The attendee should have basic knowledge of digit
 al circuit design. VHDL language is an hardware design language. Its popul
 arity is increasing in years. It is used to program FPGA devices. It is no
 t exaggerating to say that most of the future electronic systems will incl
 ude FPGA devices in their structures since FPGA devices are flexible\, rec
 onfigurable platforms for hardware designs. The attendee taking this cours
 e will learn VHDL language and he or she will be able to make digital circ
 uit design using VHDL language. Besides\, the attendee will learn how to p
 rogram FPGA devices for circuits designed using VHDL.\n\nPrerequisite: The
  one who is interested in taking this course should have basic knowledge o
 f digital logic design. He or She should be familiar with the terms binary
  encoders\, decoders\, multiplexers\, counters\, registers\, etc.\n\n- Ent
 ity\, Architecture and VHDL Operators\n- Project Creation Using VIVADO\, S
 chematic\, Synthesis\n- Internal Structure of FPGAs\, LUTs\, Slices\n- Com
 binational Logic Circuit Design and Concurrent Coding in VHDL\n- Testbench
  Writing and Simulation of VHDL Codes Using VIVADO\n- Constraint Files and
  FPGA Programming with VIVADO\n- User Defined Data Types in VHDL\n- Sequen
 tial Circuit Implementation in VHDL\n- Frequency Division in VHDL\n- Testi
 ng Sequential Logic Circuits on VIVADO\n- Packages\, Components\, Function
 s\, and Procedures in VHDL\n- Fixed and Floating Point numbers in VHDL\n\n
 Target Audience: Electronic and Communication Engineers\, electronic engin
 eers\, computer engineers\, engineers working in communication industry\n\
 nSpeaker(s): Orhan Gazi\, Cankaya University\, Ankara-Turkey\, \n\nBoston\
 , Massachusetts\, United States\, Virtual: https://events.vtools.ieee.org/
 m/289780
LOCATION:Boston\, Massachusetts\, United States\, Virtual: https://events.v
 tools.ieee.org/m/289780
ORGANIZER:k.safina@ieee.org
SEQUENCE:7
SUMMARY:VHDL Circuit Design\, Simulation and FPGA Programming Using VIVADO 
 Course 
URL;VALUE=URI:https://events.vtools.ieee.org/m/289780
X-ALT-DESC:Description: <br /><p><strong>Course Format:</strong>&nbsp\;Live
  Webinar\, 10 sessions\, 1 hour per session</p>\n<p><strong>Times and Date
 s:</strong>&nbsp\; 11AM (ET) February 15\, 17\, 22\, 24\, March 1\, 3\, 8\
 , 10\, 15\, 17</p>\n<p><strong>Introduction:</strong>&nbsp\; In this cours
 e VHDL circuit design language will be taught. VIVADO Platform will be use
 d for VHDL coding\, simulation and FPGA programming.&nbsp\; The attendee s
 hould have basic knowledge of digital circuit design. VHDL language is an 
 &nbsp\;hardware design language. Its popularity is increasing in years. It
  is used to program FPGA devices. It is not exaggerating to say that most 
 of the future electronic systems will include FPGA devices in their struct
 ures since FPGA devices are flexible\, reconfigurable platforms for hardwa
 re designs.&nbsp\; The attendee taking this course will learn VHDL languag
 e and he or she will be able to make digital circuit design using VHDL lan
 guage. Besides\, the attendee will learn how to program FPGA devices for c
 ircuits designed using VHDL.</p>\n<p><strong>Prerequisite:</strong>&nbsp\;
 The one who is interested in taking this course should have basic knowledg
 e of digital logic design. He or She should be familiar with the terms bin
 ary encoders\, decoders\, multiplexers\, counters\, registers\, etc.</p>\n
 <ul>\n<li>Entity\, Architecture and VHDL Operators</li>\n<li>Project Creat
 ion Using VIVADO\, Schematic\, Synthesis</li>\n<li>Internal Structure of F
 PGAs\, LUTs\, Slices</li>\n<li>Combinational Logic Circuit Design and Conc
 urrent Coding in VHDL</li>\n<li>Testbench Writing and Simulation of VHDL C
 odes Using VIVADO</li>\n<li>Constraint Files and FPGA Programming with VIV
 ADO</li>\n<li>User Defined Data Types in VHDL</li>\n<li>Sequential Circuit
  Implementation in VHDL</li>\n<li>Frequency Division in VHDL</li>\n<li>Tes
 ting Sequential Logic Circuits on VIVADO</li>\n<li>Packages\, Components\,
  Functions\, and Procedures in VHDL</li>\n<li>Fixed and Floating Point num
 bers in VHDL</li>\n</ul>\n<p><strong>Target Audience:</strong>&nbsp\; Elec
 tronic and Communication Engineers\, electronic engineers\, computer engin
 eers\, engineers working in communication industry</p>
END:VEVENT
END:VCALENDAR