BEGIN:VCALENDAR
VERSION:2.0
PRODID:IEEE vTools.Events//EN
CALSCALE:GREGORIAN
BEGIN:VTIMEZONE
TZID:America/Sao_Paulo
BEGIN:DAYLIGHT
DTSTART:20380119T001407
TZOFFSETFROM:-0300
TZOFFSETTO:-0300
RRULE:FREQ=YEARLY;BYDAY=3TU;BYMONTH=1
TZNAME:-03
END:DAYLIGHT
BEGIN:STANDARD
DTSTART:20190216T230000
TZOFFSETFROM:-0200
TZOFFSETTO:-0300
RRULE:FREQ=YEARLY;BYDAY=3SA;BYMONTH=2
TZNAME:-03
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTAMP:20230103T142802Z
UID:CFF40C06-12C9-49AB-8A43-BF8DA7D65509
DTSTART;TZID=America/Sao_Paulo:20220812T133000
DTEND;TZID=America/Sao_Paulo:20220812T153000
DESCRIPTION:Abstract:\n\nDiscrete-time (DT) receiver (RX) architectures off
 er low-power implementation\, high configurability\, and easy portability 
 to ever finer CMOS nodes. Such features are highly desirable in IoT applic
 ations. To fully explore their advantages\, a deep understanding of the si
 gnal processing including aliasing impairments is critical. However\, such
  a discussion has not been sufficiently explored in literature. In this ta
 lk\, we start with the basics of passive DT filters\, which are at the cor
 e of a DT-RX. Next\, a high-intermediate-frequency (IF) architecture is ch
 osen to demonstrate how aliasing is an intrinsic part of a DT-RX and how i
 t affects key system design aspects. Further on\, we discuss the applicati
 on of decimation techniques and the stringent trade-offs involved.\n\nShor
 t Bio:\n\nSandro Binsfeld Ferreira received his B.S. degree in electronics
  engineering from the Technological Institute of Aeronautics in 1992\, the
  M.S. degree in electrical engineering from the Pontifical Catholic Univer
 sity of Rio Grande do Sul in 2005\, and the Ph.D. degree in microelectroni
 cs from the Federal University of Rio Grande do Sul in 2016. He joined Uni
 sinos University in 2011\, where he is an Associate Professor and research
 er at the Institute of Semiconductors. From 2009 to 2014\, he was an RF IC
  Design Instructor with the IC Brazil Program in which a full curriculum i
 n IC design is taught. In 2014\, he was a Visiting Researcher with the Del
 ft University of Technology in The Netherlands. Since 2017\, he is a consu
 ltant with Orca Systems\, San Diego\, USA. He is an IEEE Senior Member and
  a member of the SSCS/EDS South Brazil Joint Chapter board. His current re
 search interests include analog and RF integrated circuits design\, and wi
 reless communications systems.\n\nVirtual: https://events.vtools.ieee.org/
 m/320312
LOCATION:Virtual: https://events.vtools.ieee.org/m/320312
ORGANIZER:jose.azambuja@inf.ufrgs.br
SEQUENCE:5
SUMMARY:CASS Talks with Sandro Ferreira\, Unisinos\, Brazil - August 12\, 2
 022
URL;VALUE=URI:https://events.vtools.ieee.org/m/320312
X-ALT-DESC:Description: &lt;br /&gt;&lt;p&gt;&amp;nbsp\;&lt;/p&gt;\n&lt;p&gt;&amp;nbsp\;&lt;/p&gt;\n&lt;p&gt;Abstract:&lt;
 /p&gt;\n&lt;p&gt;Discrete-time (DT) receiver (RX) architectures offer low-power imp
 lementation\, high configurability\, and easy portability to ever finer CM
 OS nodes. Such features are highly desirable in IoT applications. To fully
  explore their advantages\, a deep understanding of the signal processing 
 including aliasing impairments is critical. However\, such a discussion ha
 s not been sufficiently explored in literature. In this talk\, we start wi
 th the basics of passive DT filters\, which are at the core of a DT-RX. Ne
 xt\, a high-intermediate-frequency (IF) architecture is chosen to demonstr
 ate how aliasing is an intrinsic part of a DT-RX and how it affects key sy
 stem design aspects. Further on\, we discuss the application of decimation
  techniques and the stringent trade-offs involved.&amp;nbsp\;&lt;/p&gt;\n&lt;p&gt;Short Bi
 o:&amp;nbsp\;&lt;/p&gt;\n&lt;p&gt;Sandro Binsfeld Ferreira received his B.S. degree in ele
 ctronics engineering from the Technological Institute of Aeronautics in 19
 92\, the M.S. degree in electrical engineering from the Pontifical Catholi
 c University of Rio Grande do Sul in 2005\, and the Ph.D. degree in microe
 lectronics from the Federal University of Rio Grande do Sul in 2016. He jo
 ined Unisinos University in 2011\, where he is an Associate Professor and 
 researcher at the Institute of Semiconductors. From 2009 to 2014\, he was 
 an RF IC Design Instructor with the IC Brazil Program in which a full curr
 iculum in IC design is taught. In 2014\, he was a Visiting Researcher with
  the Delft University of Technology in The Netherlands. Since 2017\, he is
  a consultant with Orca Systems\, San Diego\, USA. He is an IEEE Senior Me
 mber and a member of the SSCS/EDS South Brazil Joint Chapter board. His cu
 rrent research interests include analog and RF integrated circuits design\
 , and wireless communications systems.&amp;nbsp\;&lt;/p&gt;
END:VEVENT
END:VCALENDAR

