BEGIN:VCALENDAR
VERSION:2.0
PRODID:IEEE vTools.Events//EN
CALSCALE:GREGORIAN
BEGIN:VTIMEZONE
TZID:Europe/Zurich
BEGIN:DAYLIGHT
DTSTART:20230326T030000
TZOFFSETFROM:+0100
TZOFFSETTO:+0200
RRULE:FREQ=YEARLY;BYDAY=-1SU;BYMONTH=3
TZNAME:CEST
END:DAYLIGHT
BEGIN:STANDARD
DTSTART:20221030T020000
TZOFFSETFROM:+0200
TZOFFSETTO:+0100
RRULE:FREQ=YEARLY;BYDAY=-1SU;BYMONTH=10
TZNAME:CET
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTAMP:20221209T140202Z
UID:97ADF102-201C-4B1A-9FA2-E45FE1F573A7
DTSTART;TZID=Europe/Zurich:20221208T153000
DTEND;TZID=Europe/Zurich:20221208T170000
DESCRIPTION:Dear Members\,\n\nWe have the pleasure welcoming Dr. Amrith Suk
 umaran who is a Senior circuit designer with the CSEM\, Zürich.\n\nHe wil
 l provide us with a tutorial on : &quot;Delta Sigma ADCs : Theory\, Circuit des
 ign challenges and ways to address them&quot;\n\nThe event is taking place on 8
 th of December as follow\n\n1. 15:30 - 16:30 : Lecture at ETH Zurich ETZ B
 uilding Room ETZ J64.1\n\nOr Join via Zoom https://ethz.zoom.us/j/63696197
 064\n\n2. 16:30 - 17:00 : Q&amp;A\n\nWe are looking forward to meeting you the
 re\,\n\nProf. Taekwang Jang\n\nFor IEEE Solid State Circuit Society Switze
 rland Chapter committee\n\nSpeaker(s): Dr. Amrith Sukumaran\, \n\nRoom: J6
 4.1\, Bldg: ETZ\, ETH Zürich\, Gloriastrasse 35\, Zürich\, Switzerland\,
  Switzerland\, 8092
LOCATION:Room: J64.1\, Bldg: ETZ\, ETH Zürich\, Gloriastrasse 35\, Zürich
 \, Switzerland\, Switzerland\, 8092
ORGANIZER:tkjang@iis.ee.ethz.ch
SEQUENCE:3
SUMMARY:CH IEEE Seminar : Delta Sigma ADCs : Theory\, Circuit design challe
 nges and ways to address them
URL;VALUE=URI:https://events.vtools.ieee.org/m/333784
X-ALT-DESC:Description: &lt;br /&gt;&lt;p&gt;Dear Members\,&lt;/p&gt;\n&lt;p&gt;We have the pleasur
 e welcoming &amp;nbsp\;&lt;strong&gt;Dr. Amrith Sukumaran &lt;/strong&gt;who is a Senior c
 ircuit designer with the CSEM\, Z&amp;uuml\;rich.&lt;/p&gt;\n&lt;p&gt;He will provide us w
 ith a tutorial on : &quot;Delta Sigma ADCs : Theory\, Circuit design challenges
  and ways to address them&quot;&lt;/p&gt;\n&lt;p&gt;The event is taking place on 8th of Dec
 ember as follow&lt;/p&gt;\n&lt;p&gt;1. 15:30 - 16:30 : Lecture at ETH Zurich ETZ Build
 ing Room ETZ J64.1&lt;/p&gt;\n&lt;p&gt;Or Join via &lt;span class=&quot;il&quot;&gt;Zoom&lt;/span&gt; &lt;a hre
 f=&quot;https://ethz.zoom.us/j/63696197064&quot; target=&quot;_blank&quot; rel=&quot;noopener&quot; data
 -saferedirecturl=&quot;https://www.google.com/url?q=https://ethz.zoom.us/j/6369
 6197064&amp;amp\;source=gmail&amp;amp\;ust=1670064475776000&amp;amp\;usg=AOvVaw2yHZdvZ
 UHbIPQ9s5YSJdNT&quot;&gt;https://ethz.&lt;span class=&quot;il&quot;&gt;zoom&lt;/span&gt;.us/j/&lt;wbr /&gt;636
 96197064&lt;/a&gt;&lt;/p&gt;\n&lt;p&gt;2. 16:30 - 17:00 : Q&amp;amp\;A&lt;/p&gt;\n&lt;p&gt;We are looking fo
 rward to meeting you there\,&lt;/p&gt;\n&lt;p&gt;Prof. Taekwang Jang&lt;/p&gt;\n&lt;p&gt;For IEEE 
 Solid State Circuit Society Switzerland Chapter committee&lt;/p&gt;
END:VEVENT
END:VCALENDAR