BEGIN:VCALENDAR
VERSION:2.0
PRODID:IEEE vTools.Events//EN
CALSCALE:GREGORIAN
BEGIN:VTIMEZONE
TZID:Asia/Kolkata
BEGIN:STANDARD
DTSTART:19451014T230000
TZOFFSETFROM:+0630
TZOFFSETTO:+0530
TZNAME:IST
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTAMP:20231210T120622Z
UID:D4D4D227-1DAE-46FE-8C7C-863080526A76
DTSTART;TZID=Asia/Kolkata:20231120T100000
DTEND;TZID=Asia/Kolkata:20231120T123000
DESCRIPTION:The IEEE Student Branch BIT organized an enlightening tech talk
  on Very Large Scale Integration (VLSI) on 20th November. The event aimed 
 to explore the intricacies of VLSI design and shed light on diverse career
  paths in this field. The event was presided by Dr Ashwath MU\, our esteem
 ed Principal\, Dr. Hemanth Kumar AR\, Head of department\, Electronics and
  Communication Engineering and Dr Jalaja S\, IEEE SB Counselor along with 
 speaker of the day Dr G S Javed.\n\nDr G S Javed is an accomplished Analog
  IC Design manager with over 14 years of experience at Intel India. Dr Jav
 ed shared valuable insights into the design\, layout\, and characterizatio
 n of Analog Circuits\, serving as the Technical and Execution Lead\n\n- An
 alog at Intel India. Dr Javed initiated the talk by providing a comprehens
 ive overview of VLSI\, its applications\, and its significance in the tech
  industry. The event drew a robust attendance with over 50 participants ha
 iling from various branches\, primarily the VLSI branch. The event was exe
 cuted with a budget of Rs.5000\, demonstrating the IEEE Student Branch BIT
 &#39;s efficient use of resources to deliver a valuable and impactful experien
 ce for participants.\n\nThe participants gained insights into various care
 er opportunities within the VLSI domain\, exploring pathways for personal 
 and professional growth. There was also an interactive quiz testing the kn
 owledge of the participants and the event concluded with a Q and A session
  with the speaker where the participants had a chance to personally intera
 ct with the speaker and get their doubts cleared.\n\nBangalore Institute O
 f Technology\, Department Of Electronics And Communication\,  Kr Road\, Vv
  Pura\, Bangalore\, Karnataka\, India\, 560004
LOCATION:Bangalore Institute Of Technology\, Department Of Electronics And 
 Communication\,  Kr Road\, Vv Pura\, Bangalore\, Karnataka\, India\, 56000
 4
ORGANIZER:jalajas@ieee.org
SEQUENCE:13
SUMMARY:Tech Talk on VLSI design and career opportunities
URL;VALUE=URI:https://events.vtools.ieee.org/m/389880
X-ALT-DESC:Description: &lt;br /&gt;&lt;p&gt;The IEEE Student Branch BIT organized an e
 nlightening tech talk on Very Large Scale Integration (VLSI) on 20th Novem
 ber. The event aimed to explore the intricacies of VLSI design and shed li
 ght on diverse career paths in this field. The event was presided by Dr As
 hwath MU\, our esteemed Principal\, Dr. Hemanth Kumar AR\, Head of departm
 ent\, Electronics and Communication Engineering and Dr Jalaja S\, IEEE SB 
 Counselor along with speaker of the day Dr G S Javed.&lt;/p&gt;\n&lt;p&gt;Dr G S Javed
  is an accomplished Analog IC Design manager with over 14 years of experie
 nce at Intel India. Dr Javed shared valuable insights into the design\, la
 yout\, and characterization of Analog Circuits\, serving as the Technical 
 and Execution Lead&lt;/p&gt;\n&lt;p&gt;- Analog at Intel India. Dr Javed initiated the
  talk by providing a comprehensive overview of VLSI\, its applications\, a
 nd its significance in the tech industry. The event drew a robust attendan
 ce with over 50 participants hailing from various branches\, primarily the
  VLSI branch. The event was executed with a budget of Rs.5000\, demonstrat
 ing the IEEE Student Branch BIT&#39;s efficient use of resources to deliver a 
 valuable and impactful experience for participants.&lt;/p&gt;\n&lt;p&gt;The participan
 ts gained insights into various career opportunities within the VLSI domai
 n\, exploring pathways for personal and professional growth. There was als
 o an interactive quiz testing the knowledge of the participants and the ev
 ent concluded with a Q and A session with the speaker where the participan
 ts had a chance to personally interact with the speaker and get their doub
 ts cleared.&lt;/p&gt;\n&lt;p&gt;&amp;nbsp\;&lt;/p&gt;
END:VEVENT
END:VCALENDAR

