BEGIN:VCALENDAR
VERSION:2.0
PRODID:IEEE vTools.Events//EN
CALSCALE:GREGORIAN
BEGIN:VTIMEZONE
TZID:America/Los_Angeles
BEGIN:DAYLIGHT
DTSTART:20240310T030000
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
RRULE:FREQ=YEARLY;BYDAY=2SU;BYMONTH=3
TZNAME:PDT
END:DAYLIGHT
BEGIN:STANDARD
DTSTART:20231105T010000
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
RRULE:FREQ=YEARLY;BYDAY=1SU;BYMONTH=11
TZNAME:PST
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTAMP:20240222T062459Z
UID:0D1C44B3-0B63-4F05-B8C1-663D5B200D08
DTSTART;TZID=America/Los_Angeles:20240221T180000
DTEND;TZID=America/Los_Angeles:20240221T203000
DESCRIPTION:Learn about system and circuit design considerations for highly
 -integrated radar transceivers in CMOS and SiGe HBT technologies.\n\nSpeak
 er(s): Vadim\n\nRoom: Rm 4021\, 500 El Camnino Real\, Sobrato Campus for D
 iscovery and Innovation\, Santa Clara\, California\, United States\, 95053
LOCATION:Room: Rm 4021\, 500 El Camnino Real\, Sobrato Campus for Discovery
  and Innovation\, Santa Clara\, California\, United States\, 95053
ORGANIZER:vgadde@ieee.org
SEQUENCE:12
SUMMARY:mm-Wave System and Circuit Design for Highly-Integrated Radar Trans
 ceivers
URL;VALUE=URI:https://events.vtools.ieee.org/m/399300
X-ALT-DESC:Description: &lt;br /&gt;&lt;p&gt;Learn about system and circuit design cons
 iderations for highly-integrated radar transceivers in CMOS and SiGe HBT t
 echnologies.&lt;/p&gt;
END:VEVENT
END:VCALENDAR

