BEGIN:VCALENDAR
VERSION:2.0
PRODID:IEEE vTools.Events//EN
CALSCALE:GREGORIAN
BEGIN:VTIMEZONE
TZID:Asia/Kolkata
BEGIN:STANDARD
DTSTART:19451014T230000
TZOFFSETFROM:+0630
TZOFFSETTO:+0530
TZNAME:IST
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTAMP:20240313T220811Z
UID:CDC02EA7-98A9-49E8-9749-9E9D9D741BAC
DTSTART;TZID=Asia/Kolkata:20240229T170000
DTEND;TZID=Asia/Kolkata:20240301T150000
DESCRIPTION:IEEE JUIT&#39;s two-day workshop on VLSI Design not only offered a 
 platform for students to delve into the intricacies of semiconductor techn
 ology but also featured an engaging quiz session that added a competitive 
 yet enriching aspect to the event. Renowned experts in the field led parti
 cipants through insightful lectures and practical demonstrations\, coverin
 g a spectrum of topics from fundamental concepts to cutting-edge technique
 s.\n\nHands-on lab sessions provided opportunities for attendees to transl
 ate theoretical knowledge into tangible solutions\, while interactive disc
 ussions facilitated dialogue between participants and industry professiona
 ls\, offering valuable insights into current trends and future prospects i
 n VLSI design. Amidst the wealth of knowledge shared\, the quiz session st
 ood out as a highlight\, where participants showcased their understanding 
 and problem-solving skills in VLSI design.\n\nAmong the participants\, the
  team comprising Tanishq Sood\, Manish Kumar\, Aryan Sharma\, Diya Sharma\
 , Shruti Sharma from JNGEC Sundernagar\, and Anamika from Polytechnical Co
 llege Sundernagar emerged victorious\, demonstrating exceptional teamwork 
 and proficiency in the subject matter. Their achievement not only highligh
 ted their dedication but also added an exciting dimension to the workshop\
 , further enhancing the overall learning experience for all attendees.\n\n
 Room: CL-1\, Jaypee University of Information Technology\, Solan\, Himacha
 l Pradesh\, India\, 173234
LOCATION:Room: CL-1\, Jaypee University of Information Technology\, Solan\,
  Himachal Pradesh\, India\, 173234
ORGANIZER:ieee.juit@juitsolan.in
SEQUENCE:15
SUMMARY:IEEE JUIT Workshop on VLSI Design: Fostering Collaboration Beyond C
 ampus Borders
URL;VALUE=URI:https://events.vtools.ieee.org/m/411721
X-ALT-DESC:Description: &lt;br /&gt;&lt;p&gt;IEEE JUIT&#39;s two-day workshop on VLSI Desig
 n not only offered a platform for students to delve into the intricacies o
 f semiconductor technology but also featured an engaging quiz session that
  added a competitive yet enriching aspect to the event. Renowned experts i
 n the field led participants through insightful lectures and practical dem
 onstrations\, covering a spectrum of topics from fundamental concepts to c
 utting-edge techniques.&lt;/p&gt;\n&lt;p&gt;Hands-on lab sessions provided opportuniti
 es for attendees to translate theoretical knowledge into tangible solution
 s\, while interactive discussions facilitated dialogue between participant
 s and industry professionals\, offering valuable insights into current tre
 nds and future prospects in VLSI design. Amidst the wealth of knowledge sh
 ared\, the quiz session stood out as a highlight\, where participants show
 cased their understanding and problem-solving skills in VLSI design.&lt;/p&gt;\n
 &lt;p&gt;Among the participants\, the team comprising Tanishq Sood\, Manish Kuma
 r\, Aryan Sharma\, Diya Sharma\, Shruti Sharma from JNGEC Sundernagar\, an
 d Anamika from Polytechnical College Sundernagar emerged victorious\, demo
 nstrating exceptional teamwork and proficiency in the subject matter. Thei
 r achievement not only highlighted their dedication but also added an exci
 ting dimension to the workshop\, further enhancing the overall learning ex
 perience for all attendees.&lt;/p&gt;
END:VEVENT
END:VCALENDAR

