BEGIN:VCALENDAR
VERSION:2.0
PRODID:IEEE vTools.Events//EN
CALSCALE:GREGORIAN
BEGIN:VTIMEZONE
TZID:Asia/Kolkata
BEGIN:STANDARD
DTSTART:19451014T230000
TZOFFSETFROM:+0630
TZOFFSETTO:+0530
TZNAME:IST
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTAMP:20240519T065922Z
UID:ACE26DFC-0971-4195-BE2D-59C94E5AFF49
DTSTART;TZID=Asia/Kolkata:20240409T140000
DTEND;TZID=Asia/Kolkata:20240409T183000
DESCRIPTION:IEEE student activity planning to conduct a short workshop on t
 he Basics of FPGA on 8/04/2024 from 1 pm to 6 pm on &quot;Basic understanding a
 nd designing of FPGA based control&quot; by Mr. Sreekanth Balija Venkata. I req
 uest you grant the permission for the same.\n\nAgenda: \n- Induction to IE
 EE\n-  Introduction to FPGAs\, Operational Technology (OT)\, Vivado Design
  Suite\, Demonstartion: Simple Verilog Programming\n-  Introduction to ser
 ial communication and interfacing externa devices with FPGA\, Demonstratio
 n: UART Protocol\n- Introduction to MicroBlaze microcontroller\, High-leve
 l programming with SDK\, Demonstration: HELLO WORLD\n- PWM Waveform genera
 tors and duty cycle configurations\, Demonstartion: Oscilloscope observati
 on\n- Performing MATRIX operations\, Modelling Power systems on FPGAs\n\nR
 elay Lab\, Department of Electrical Engineering \, Kharagpur \, West Benga
 l\, India\, 721302
LOCATION:Relay Lab\, Department of Electrical Engineering \, Kharagpur \, W
 est Bengal\, India\, 721302
ORGANIZER:deepak.pullaguram@gmail.com
SEQUENCE:4
SUMMARY:Basic understanding of FPGA controller
URL;VALUE=URI:https://events.vtools.ieee.org/m/416040
X-ALT-DESC:Description: &lt;br /&gt;&lt;p&gt;&amp;nbsp\;&lt;/p&gt;\n&lt;p&gt;&amp;nbsp\;IEEE student activi
 ty planning to conduct a short workshop on the Basics of FPGA on 8/04/2024
  from 1 pm to 6 pm on &quot;Basic understanding and designing of FPGA based con
 trol&quot; by Mr. Sreekanth Balija Venkata. I request you grant the permission 
 for the same.&lt;/p&gt;&lt;br /&gt;&lt;br /&gt;Agenda: &lt;br /&gt;&lt;ol&gt;\n&lt;li&gt;Induction to IEEE&lt;/li
 &gt;\n&lt;li&gt;&amp;nbsp\;Introduction to FPGAs\, Operational Technology (OT)\, Vivado
  Design Suite\, Demonstartion: Simple Verilog Programming&lt;/li&gt;\n&lt;li&gt;&amp;nbsp\
 ;Introduction to serial communication and interfacing externa devices with
  FPGA\, Demonstration: UART Protocol&lt;/li&gt;\n&lt;li&gt;Introduction to MicroBlaze 
 microcontroller\, High-level programming with SDK\, Demonstration: HELLO W
 ORLD&lt;/li&gt;\n&lt;li&gt;PWM Waveform generators and duty cycle configurations\, Dem
 onstartion: Oscilloscope observation&lt;/li&gt;\n&lt;li&gt;Performing MATRIX operation
 s\, Modelling Power systems on FPGAs&lt;/li&gt;\n&lt;/ol&gt;\n&lt;p&gt;&amp;nbsp\;&lt;/p&gt;
END:VEVENT
END:VCALENDAR

