BEGIN:VCALENDAR
VERSION:2.0
PRODID:IEEE vTools.Events//EN
CALSCALE:GREGORIAN
BEGIN:VTIMEZONE
TZID:Asia/Kolkata
BEGIN:STANDARD
DTSTART:19451014T230000
TZOFFSETFROM:+0630
TZOFFSETTO:+0530
TZNAME:IST
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTAMP:20241008T054036Z
UID:642B1F93-6224-4B75-8650-8EF5D81AE9E1
DTSTART;TZID=Asia/Kolkata:20241005T100000
DTEND;TZID=Asia/Kolkata:20241005T110000
DESCRIPTION:IEEE CIS Gujarat chapter in association with IETE Student Forum
  (ISF)\, SCET and IETE Surat Sub-center\, successfully organized an insigh
 tful talk and hands-on workshop titled &quot;Silicon &amp; Sparks: A FPGA Odyssey&quot; 
 at Sarvajanik College of Engineering and Technology (SCET) on 5th October 
 2024. The event was graced by Dr. Piyush N. Patel\, a distinguished profes
 sor from SVNIT\, Surat\, who delivered an engaging talk on Future of Semic
 onductor Technology.\n\nThe workshop provided an exclusive opportunity for
  students\, offering them a practical learning platform to sharpen their s
 kills in FPGA-based designs. Participants were guided through the developm
 ent of two real-world projects using FPGA boards: a Visitor Counter and a 
 Chocolate Vending Machine. Due to these projects students were able to app
 ly theoretical knowledge for problem solving and enhance their technical p
 roficiency. This event was the finest example of peer learning as the whol
 e event was conducted by Student Sarthak Bosamiya\, Sahil Goti and Sayam J
 ain and their team.\n\nCo-sponsored by: Saravajanik College of Engineering
  and Technology and  IETE  Surat Sub center \n\nSpeaker(s): Piyush Patel\,
  \n\nAgenda: \n-  A technical talk\n- practical learning platform to sharp
 en their skills in FPGA-based designs.\n- Development of two real-world pr
 ojects using FPGA boards: a Visitor Counter and a Chocolate Vending Machin
 e\n\nRoom: F102\, Bldg: EC building \, AV Room \, Sarvajanik College of En
 gineering and Technology (SCET)\, Surat\, Gujarat\, India\, 395001
LOCATION:Room: F102\, Bldg: EC building \, AV Room \, Sarvajanik College of
  Engineering and Technology (SCET)\, Surat\, Gujarat\, India\, 395001
ORGANIZER:maulin.joshi@scet.ac.in
SEQUENCE:5
SUMMARY:&quot;Silicon &amp; Sparks: A FPGA Odyssey&quot; talk on Semiconductors 
URL;VALUE=URI:https://events.vtools.ieee.org/m/438363
X-ALT-DESC:Description: &lt;br /&gt;&lt;p&gt;&amp;nbsp\;&lt;/p&gt;\n&lt;div&gt;\n&lt;p class=&quot;MsoNormal&quot;&gt;&lt;
 span style=&quot;font-family: arial\, sans-serif\;&quot;&gt;&amp;nbsp\;IEEE&amp;nbsp\; CIS Guja
 rat chapter&amp;nbsp\; in association with IETE Student Forum (ISF)\, SCET&amp;nbs
 p\; and IETE Surat Sub-center\, successfully organized an insightful talk 
 and hands-on workshop titled &lt;em&gt;&quot;Silicon &amp;amp\; Sparks: A FPGA Odyssey&quot;&lt;/
 em&gt;&amp;nbsp\;at Sarvajanik College of Engineering and Technology (SCET) on 5t
 h October 2024. The event was graced by Dr. Piyush N. Patel\, a distinguis
 hed professor from SVNIT\, Surat\, who delivered an engaging talk on Futur
 e of Semiconductor Technology.&lt;/span&gt;&lt;/p&gt;\n&lt;p class=&quot;MsoNormal&quot;&gt;&lt;span styl
 e=&quot;font-family: arial\, sans-serif\;&quot;&gt;The workshop provided an exclusive o
 pportunity for students\, offering them a practical learning platform to s
 harpen their skills in FPGA-based designs. Participants were guided throug
 h the development of two real-world projects using FPGA boards: a&amp;nbsp\;&lt;e
 m&gt;Visitor Counter&lt;/em&gt;&amp;nbsp\;and a&amp;nbsp\;&lt;em&gt;Chocolate Vending Machine&lt;/em
 &gt;. Due to these projects students were able to apply theoretical knowledge
  for problem solving and enhance their technical proficiency. This event w
 as the finest example of peer learning as the whole event was conducted by
  Student Sarthak Bosamiya\, Sahil Goti and Sayam Jain and their team.&lt;/spa
 n&gt;&lt;/p&gt;\n&lt;/div&gt;&lt;br /&gt;&lt;br /&gt;Agenda: &lt;br /&gt;&lt;ul&gt;\n&lt;li&gt;&lt;span style=&quot;font-family
 : arial\, sans-serif\;&quot;&gt;&amp;nbsp\;A technical talk&amp;nbsp\; &lt;/span&gt;&lt;/li&gt;\n&lt;li&gt;&lt;
 span style=&quot;font-family: arial\, sans-serif\;&quot;&gt;practical learning platform
  to sharpen their skills in FPGA-based designs.&amp;nbsp\;&lt;/span&gt;&lt;/li&gt;\n&lt;li&gt;&lt;s
 pan style=&quot;font-family: arial\, sans-serif\;&quot;&gt;Development of two real-worl
 d projects using FPGA boards: a &lt;em&gt;Visitor Counter&lt;/em&gt;&amp;nbsp\;and a&amp;nbsp\
 ;&lt;em&gt;Chocolate Vending Machine&lt;/em&gt;&lt;/span&gt;&lt;/li&gt;\n&lt;/ul&gt;
END:VEVENT
END:VCALENDAR