BEGIN:VCALENDAR
VERSION:2.0
PRODID:IEEE vTools.Events//EN
CALSCALE:GREGORIAN
BEGIN:VTIMEZONE
TZID:Europe/Dublin
BEGIN:DAYLIGHT
DTSTART:20250330T020000
TZOFFSETFROM:+0000
TZOFFSETTO:+0100
RRULE:FREQ=YEARLY;BYDAY=-1SU;BYMONTH=3
TZNAME:IST
END:DAYLIGHT
BEGIN:STANDARD
DTSTART:20241027T010000
TZOFFSETFROM:+0100
TZOFFSETTO:+0000
RRULE:FREQ=YEARLY;BYDAY=-1SU;BYMONTH=10
TZNAME:GMT
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTAMP:20241128T171802Z
UID:CA38C2D2-C4FD-45EF-9607-F1347B066E5E
DTSTART;TZID=Europe/Dublin:20241029T140000
DTEND;TZID=Europe/Dublin:20241029T150000
DESCRIPTION:The UK and Ireland Solid-State Circuits Society Chapter is orga
 nising a series of Distinguished Lectures in Tyndall National Institute\, 
 Cork\, Ireland as hybrid meetings on 29 October 2024.\n\nProf. Makoto Naga
 ta\, Kobe University\, Japan will present Hardware Security and Safety of 
 IC Chips and Systems from 14:00 - 15:00 on 29 October 2024.\n\nHardware Se
 curity and Safety of IC Chips and Systems Abstract\nIC chips are key enabl
 ers to a smartly networked society and need to be more compliant to securi
 ty and safety. For example\, semiconductor solutions for autonomous vehicl
 es must meet stringent regulations and requirements. While designers devel
 op circuits and systems to meet the performance and functionality of such 
 products\, countermeasures are proactively implemented in silicon to prote
 ct against harmful disturbances and even intentional adversarial attacks. 
 This talk will start with electromagnetic compatibility (EMC) techniques a
 pplied to IC chips for safety to motivate EMC-aware design\, analysis\, an
 d implementation. It will discuss IC design challenges to achieve the high
 er levels of hardware security (HWS). Crypto-based secure IC chips are inv
 estigated to avoid the risks of side-channel leakages and side-channel att
 acks\, corroborated with silicon demonstrating analog techniques to protec
 t digital functionality. The EMC and HWS disciplines derived from electrom
 agnetic principles are key to establishing IC design principles for securi
 ty and safety.\n\nSpeaker(s): Prof. Makoto Nagata\, \n\nAgenda: \nIntroduc
 tion to Speaker\n\nDistinguished Lecture\n\nDiscussion\, Q&amp;A\n\nTyndall Na
 tional Institute\, Cork\, Cork\, Ireland\, Virtual: https://events.vtools.
 ieee.org/m/441233
LOCATION:Tyndall National Institute\, Cork\, Cork\, Ireland\, Virtual: http
 s://events.vtools.ieee.org/m/441233
ORGANIZER:daniel.ohare@mcci.ie
SEQUENCE:15
SUMMARY:UK and Ireland SSCS Chapter DL - Prof. Makoto Nagata - Hardware Sec
 urity and Safety of IC Chips and Systems
URL;VALUE=URI:https://events.vtools.ieee.org/m/441233
X-ALT-DESC:Description: &lt;br /&gt;&lt;p&gt;The UK and Ireland Solid-State Circuits So
 ciety Chapter is organising a series of Distinguished Lectures in Tyndall 
 National Institute\, Cork\, Ireland as hybrid meetings on 29 October 2024.
 &amp;nbsp\;&lt;/p&gt;\n&lt;p&gt;&lt;strong&gt;Prof. Makoto Nagata&lt;/strong&gt;\, Kobe University\, J
 apan will present &lt;strong&gt;Hardware Security and Safety of IC Chips and Sys
 tems&lt;/strong&gt; from &lt;strong&gt;14:00 - 15:00 on 29 October 2024&lt;/strong&gt;.&lt;/p&gt;\
 n&lt;p&gt;&lt;strong&gt;Hardware Security and Safety of IC Chips and Systems Abstract&lt;
 /strong&gt;&lt;br&gt;IC chips are key enablers to a smartly networked society and n
 eed to be more compliant to security and safety. For example\, semiconduct
 or solutions for autonomous vehicles must meet stringent regulations and r
 equirements. While designers develop circuits and systems to meet the perf
 ormance and functionality of such products\, countermeasures are proactive
 ly implemented in silicon to protect against harmful disturbances and even
  intentional adversarial attacks. This talk will start with electromagneti
 c compatibility (EMC) techniques applied to IC chips for safety to motivat
 e EMC-aware design\, analysis\, and implementation. It will discuss IC des
 ign challenges to achieve the higher levels of hardware security (HWS). Cr
 ypto-based secure IC chips are investigated to avoid the risks of side-cha
 nnel leakages and side-channel attacks\, corroborated with silicon demonst
 rating analog techniques to protect digital functionality. The EMC and HWS
  disciplines derived from electromagnetic principles are key to establishi
 ng IC design principles for security and safety.&lt;/p&gt;&lt;br /&gt;&lt;br /&gt;Agenda: &lt;b
 r /&gt;&lt;p&gt;Introduction to Speaker&lt;/p&gt;\n&lt;p&gt;Distinguished Lecture&lt;/p&gt;\n&lt;p&gt;Discu
 ssion\, Q&amp;amp\;A&lt;/p&gt;
END:VEVENT
END:VCALENDAR

