BEGIN:VCALENDAR
VERSION:2.0
PRODID:IEEE vTools.Events//EN
CALSCALE:GREGORIAN
BEGIN:VTIMEZONE
TZID:Asia/Riyadh
BEGIN:DAYLIGHT
DTSTART:20380119T061407
TZOFFSETFROM:+0300
TZOFFSETTO:+0300
RRULE:FREQ=YEARLY;BYDAY=3TU;BYMONTH=1
TZNAME:+03
END:DAYLIGHT
BEGIN:STANDARD
DTSTART:19470313T235308
TZOFFSETFROM:+0306
TZOFFSETTO:+0300
RRULE:FREQ=YEARLY;BYDAY=2TH;BYMONTH=3
TZNAME:+03
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTAMP:20241224T013741Z
UID:5931552A-7C13-4F83-9D15-3FACF700DCDF
DTSTART;TZID=Asia/Riyadh:20241117T220000
DTEND;TZID=Asia/Riyadh:20241127T235900
DESCRIPTION:Description:\n\nAs part of the academic collaboration between A
 l-Tafila Technical University\, Al-Hussein Bin Talal University\, and Muta
 h University\, Al-Hussein Bin Talal University offers the &quot;Computer Archit
 ecture&quot; course.\n\nWhat Will You Learn?\nIn this course\, participants wil
 l gain a comprehensive understanding of computer architecture fundamentals
 \, covering both theoretical concepts and practical applications.\n\nKey t
 opics include:\n\n1- Introduction to Computer Architecture\n\n2- Processor
  Design &amp; Performance\n\n3- Memory Systems\n\n4- Instruction Set Architect
 ure (ISA)\n\n5- Parallel Processing &amp; Multithreading\n\n6- Computer System
  Optimization\n\n[]\n\nAgenda: \nIn this course\, participants will acquir
 e a deep understanding of computer architecture fundamentals\, with a focu
 s on both theoretical concepts and practical applications. The agenda incl
 udes the following key topics:\n\n1. Introduction to Computer Architecture
 \n- Overview of computer system structure and organization.\n- The role of
  the Central Processing Unit (CPU)\, memory hierarchy\, and input/output d
 evices.\n\n2. Processor Design &amp; Performance\n- Internal workings of proce
 ssors and their components.\n- Concepts like pipelining\, instruction sets
  \, and techniques to optimize CPU performance.\n\n3. Memory Systems\n- Ty
 pes of memory systems: cache memory\, main memory\, and virtual memory.\n-
  Strategies for efficient memory management.\n\n4. Instruction Set Archite
 cture (ISA)\n- Different types of ISAs and their influence on system perfo
 rmance.\n- The impact of ISAs on software development.\n\n5. Parallel Proc
 essing &amp; Multithreading\n- How modern processors manage **multiple instruc
 tions simultaneously**.\n- Techniques for improving computational speed an
 d efficiency through parallel processing and multithreading.\n\n6. Compute
 r System Optimization\n- Methods for optimizing hardware and software perf
 ormance.\n- Focus on techniques to reduce latency\, increase throughput\, 
 and maximize system efficiency.\n\nVirtual: https://events.vtools.ieee.org
 /m/446830
LOCATION:Virtual: https://events.vtools.ieee.org/m/446830
ORGANIZER:aishaalfaori@ieee.org
SEQUENCE:47
SUMMARY:announcement of a comuter architecture course
URL;VALUE=URI:https://events.vtools.ieee.org/m/446830
X-ALT-DESC:Description: &lt;br /&gt;&lt;h3&gt;Description:&lt;/h3&gt;\n&lt;p&gt;As part of the acad
 emic &lt;strong&gt;collaboration&lt;/strong&gt; between &lt;strong&gt;&lt;span style=&quot;color: rg
 b(91\, 76\, 183)\;&quot;&gt;Al-Tafila Technical University&lt;/span&gt;&lt;/strong&gt;\, &lt;stro
 ng&gt;&lt;span style=&quot;color: rgb(21\, 89\, 94)\;&quot;&gt;Al-Hussein Bin Talal Universit
 y&lt;/span&gt;&lt;/strong&gt;\, and&lt;strong&gt;&lt;span style=&quot;color: rgb(186\, 55\, 42)\;&quot;&gt; 
 Mutah University&lt;/span&gt;&lt;/strong&gt;\, Al-Hussein Bin Talal University offers 
 the &quot;Computer Architecture&quot; course.&lt;/p&gt;\n&lt;p&gt;What Will You Learn?&lt;br&gt;In thi
 s course\, participants will gain a comprehensive understanding of compute
 r architecture fundamentals\, covering both theoretical concepts and pract
 ical applications.&lt;/p&gt;\n&lt;p&gt;Key topics include:&lt;/p&gt;\n&lt;p&gt;1-&lt;strong&gt; Introduc
 tion to Computer Architecture&lt;/strong&gt;&lt;/p&gt;\n&lt;p&gt;2- &lt;strong&gt;Processor Design
  &amp;amp\; Performance&lt;/strong&gt;&lt;/p&gt;\n&lt;p&gt;3- &lt;strong&gt;Memory Systems&lt;/strong&gt;&lt;/p
 &gt;\n&lt;p&gt;4-&lt;strong&gt; Instruction Set Architecture (ISA)&lt;/strong&gt;&lt;/p&gt;\n&lt;p&gt;5- &lt;s
 trong&gt;Parallel Processing &amp;amp\; Multithreading&lt;/strong&gt;&lt;/p&gt;\n&lt;p&gt;6- &lt;stron
 g&gt;Co&lt;/strong&gt;&lt;strong style=&quot;font-family: -apple-system\, BlinkMacSystemFon
 t\, &#39;Segoe UI&#39;\, Roboto\, Oxygen\, Ubuntu\, Cantarell\, &#39;Open Sans&#39;\, &#39;Hel
 vetica Neue&#39;\, sans-serif\;&quot;&gt;mputer Sy&lt;/strong&gt;&lt;strong style=&quot;font-family:
  -apple-system\, BlinkMacSystemFont\, &#39;Segoe UI&#39;\, Roboto\, Oxygen\, Ubunt
 u\, Cantarell\, &#39;Open Sans&#39;\, &#39;Helvetica Neue&#39;\, sans-serif\;&quot;&gt;stem Optim&lt;
 /strong&gt;&lt;strong style=&quot;font-family: -apple-system\, BlinkMacSystemFont\, &#39;
 Segoe UI&#39;\, Roboto\, Oxygen\, Ubuntu\, Cantarell\, &#39;Open Sans&#39;\, &#39;Helvetic
 a Neue&#39;\, sans-serif\;&quot;&gt;iz&lt;/strong&gt;&lt;strong style=&quot;font-family: -apple-syst
 em\, BlinkMacSystemFont\, &#39;Segoe UI&#39;\, Roboto\, Oxygen\, Ubuntu\, Cantarel
 l\, &#39;Open Sans&#39;\, &#39;Helvetica Neue&#39;\, sans-serif\;&quot;&gt;ation&lt;/strong&gt;&lt;/p&gt;\n&lt;p&gt;
 &lt;img style=&quot;font-family: -apple-system\, BlinkMacSystemFont\, &#39;Segoe UI&#39;\,
  Roboto\, Oxygen\, Ubuntu\, Cantarell\, &#39;Open Sans&#39;\, &#39;Helvetica Neue&#39;\, s
 ans-serif\;&quot; src=&quot;https://events.vtools.ieee.org/vtools_ui/media/display/2
 0c77c1f-4361-424f-bf53-73b99e591982&quot; alt=&quot;&quot; width=&quot;336&quot; height=&quot;336&quot;&gt;&lt;/p&gt;&lt;
 br /&gt;&lt;br /&gt;Agenda: &lt;br /&gt;&lt;p&gt;&amp;nbsp\;&lt;/p&gt;\n&lt;p&gt;In this course\, participants 
 will acquire a deep understanding of computer architecture fundamentals\, 
 with a focus on both theoretical concepts and practical applications. The 
 agenda includes the following key topics:&lt;/p&gt;\n&lt;p&gt;&lt;strong&gt;1. Introduction 
 to Computer Architecture&lt;/strong&gt;&lt;br&gt;&amp;nbsp\; &amp;nbsp\;- Overview of computer
  system structure and organization.&lt;br&gt;&amp;nbsp\; &amp;nbsp\;- The role of the Ce
 ntral Processing Unit (CPU)\, memory hierarchy\, and input/output devices.
 &lt;br&gt;&amp;nbsp\; &amp;nbsp\;&lt;br&gt;&lt;strong&gt;2. Processor Design &amp;amp\; Performance&lt;/str
 ong&gt;&lt;br&gt;&amp;nbsp\; &amp;nbsp\;- Internal workings of processors and their compone
 nts.&lt;br&gt;&amp;nbsp\; &amp;nbsp\;- Concepts like pipelining\, instruction sets \, an
 d techniques to optimize CPU performance.&lt;/p&gt;\n&lt;p&gt;&lt;strong&gt;3. Memory System
 s&lt;/strong&gt;&lt;br&gt;&amp;nbsp\; &amp;nbsp\;- Types of memory systems: cache memory\, mai
 n memory\, and virtual memory.&lt;br&gt;&amp;nbsp\; &amp;nbsp\;- Strategies for efficien
 t memory management.&lt;/p&gt;\n&lt;p&gt;&lt;strong&gt;4. Instruction Set Architecture (ISA)
 &lt;/strong&gt;&lt;br&gt;&amp;nbsp\; &amp;nbsp\;- Different types of ISAs and their influence 
 on system performance.&lt;br&gt;&amp;nbsp\; &amp;nbsp\;- The impact of ISAs on software 
 development.&lt;/p&gt;\n&lt;p&gt;&lt;strong&gt;5. Parallel Processing &amp;amp\; Multithreading&lt;
 /strong&gt;&lt;br&gt;&amp;nbsp\; &amp;nbsp\;- How modern processors manage **multiple instr
 uctions simultaneously**.&lt;br&gt;&amp;nbsp\; &amp;nbsp\;- Techniques for improving com
 putational speed and efficiency through parallel processing and multithrea
 ding.&lt;/p&gt;\n&lt;p&gt;&lt;strong&gt;6. Computer System Optimization&lt;/strong&gt;&lt;br&gt;&amp;nbsp\; 
 &amp;nbsp\;- Methods for optimizing hardware and software performance.&lt;br&gt;&amp;nbs
 p\; &amp;nbsp\;- Focus on techniques to reduce latency\, increase throughput\,
  and maximize system efficiency.&lt;/p&gt;\n&lt;p&gt;&amp;nbsp\;&lt;/p&gt;
END:VEVENT
END:VCALENDAR