BEGIN:VCALENDAR
VERSION:2.0
PRODID:IEEE vTools.Events//EN
CALSCALE:GREGORIAN
BEGIN:VTIMEZONE
TZID:America/Los_Angeles
BEGIN:DAYLIGHT
DTSTART:20170312T030000
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
RRULE:FREQ=YEARLY;BYDAY=2SU;BYMONTH=3
TZNAME:PDT
END:DAYLIGHT
BEGIN:STANDARD
DTSTART:20171105T010000
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
RRULE:FREQ=YEARLY;BYDAY=1SU;BYMONTH=11
TZNAME:PST
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTAMP:20170531T204424Z
UID:70FCF680-3526-11E7-8752-0050568D2FB3
DTSTART;TZID=America/Los_Angeles:20170531T183000
DTEND;TZID=America/Los_Angeles:20170531T203000
DESCRIPTION:Presented by the IEEE San Diego Young Professionals\n\nABSTRACT
 \n\nContinued consumer demand for mobile ICs has propelled CMOS scaling to
  arrive at the finFET with foundry offerings starting at 16/14 nm. The com
 pact 3-D structure of the finFET offers superior short-channel control tha
 t achieves digital power reduction and adequate device performance. As SoC
  technology remains dictated by logic and SRAM scaling needs\, designers o
 f analog/mixed-signal subsystems must adapt to new design constraints. We 
 attempt to summarize the challenges and considerations faced when porting 
 analog/mixed-signal designs to finFET. At 16/14 nm\, designers must also c
 ope with many accumulated implications of earlier scaling innovations lead
 ing to the finFET.\n\nIn addition\, the IEEE San Diego Young Professionals
  Section is offering a Young Professionals & Students career coaching sess
 ion after the talk and a Q&A\n\nSpeaker(s): Alvin Loke\, \, Alvin Loke\, \
 n\nAgenda: \n6:30 - 7:00 Networking and refreshments\n\n7:00 - 8:00 Talk\n
 \n8:00- 8:30 Career coaching and Q&A\n\nBldg: Building AZ Multipurpose roo
 m A/B/C\, Qualcomm Technologies\, 10155 Pacific Heights Blvd\, San Diego\,
  California\, United States\, 92121
LOCATION:Bldg: Building AZ Multipurpose room A/B/C\, Qualcomm Technologies\
 , 10155 Pacific Heights Blvd\, San Diego\, California\, United States\, 92
 121
ORGANIZER:yicaohome@gmail.com
SEQUENCE:2
SUMMARY:Analog/Mixed-Signal Design in FinFET With Dr. Alvin Loke
URL;VALUE=URI:https://events.vtools.ieee.org/m/45465
X-ALT-DESC:Description: <br /><p id="yui_3_16_0_ym19_1_1493330241720_5997">
 <strong id="yui_3_16_0_ym19_1_1493330241720_6000"><span id="yui_3_16_0_ym1
 9_1_1493330241720_5999">Presented by the IEEE San Diego Young Professional
 s&nbsp\;</span></strong></p>\n<p><strong>ABSTRACT</strong></p>\n<p>Continu
 ed consumer demand for mobile ICs has propelled CMOS scaling to arrive at 
 the finFET with foundry offerings starting at 16/14 nm. The compact 3-D st
 ructure of the finFET offers superior short-channel control that achieves 
 digital power reduction and adequate device performance. As SoC technology
  remains dictated by logic and SRAM scaling needs\, designers of analog/mi
 xed-signal subsystems must adapt to new design constraints. We attempt to 
 summarize the challenges and considerations faced when porting analog/mixe
 d-signal designs to finFET. At 16/14 nm\, designers must also cope with ma
 ny accumulated implications of earlier scaling innovations leading to the 
 finFET.</p>\n<p>In addition\, the IEEE San Diego Young Professionals Secti
 on is offering a Young Professionals &amp\; Students career coaching sessi
 on after the talk and a Q&amp\;A&nbsp\;</p><br /><br />Agenda: <br /><p st
 yle="margin: 0in 0in 7.5pt 0in\;"><span style="font-size: 10.5pt\; font-fa
 mily: Verdana\; color: #616161\;">6:30 - 7:00 Networking and refreshments<
 /span></p>\n<p style="box-sizing: border-box\; font-variant-caps: normal\;
  orphans: auto\; text-align: start\; widows: auto\; -webkit-text-size-adju
 st: auto\; -webkit-text-stroke-width: 0px\; word-spacing: 0px\; margin: 0i
 n 0in 7.5pt 0in\;"><span style="font-size: 10.5pt\; font-family: Verdana\;
  color: #616161\;">7:00 - 8:00 Talk</span></p>\n<p style="box-sizing: bord
 er-box\; font-variant-caps: normal\; orphans: auto\; text-align: start\; w
 idows: auto\; -webkit-text-size-adjust: auto\; -webkit-text-stroke-width: 
 0px\; word-spacing: 0px\; margin: 0in 0in 7.5pt 0in\;"><span style="font-s
 ize: 10.5pt\; font-family: Verdana\; color: #616161\;">8:00- 8:30 Career c
 oaching and Q&amp\;A</span></p>\n<p style="box-sizing: border-box\; font-v
 ariant-caps: normal\; orphans: auto\; text-align: start\; widows: auto\; -
 webkit-text-size-adjust: auto\; -webkit-text-stroke-width: 0px\; word-spac
 ing: 0px\; margin: 0in 0in 7.5pt 0in\;">&nbsp\;</p>
END:VEVENT
END:VCALENDAR