BEGIN:VCALENDAR
VERSION:2.0
PRODID:IEEE vTools.Events//EN
CALSCALE:GREGORIAN
BEGIN:VTIMEZONE
TZID:America/Los_Angeles
BEGIN:DAYLIGHT
DTSTART:20250309T030000
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
RRULE:FREQ=YEARLY;BYDAY=2SU;BYMONTH=3
TZNAME:PDT
END:DAYLIGHT
BEGIN:STANDARD
DTSTART:20241103T010000
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
RRULE:FREQ=YEARLY;BYDAY=1SU;BYMONTH=11
TZNAME:PST
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTAMP:20250201T173933Z
UID:1F59563A-1565-4BE0-B075-34383341F1D3
DTSTART;TZID=America/Los_Angeles:20250128T100000
DTEND;TZID=America/Los_Angeles:20250128T113000
DESCRIPTION:Artificial Intelligence and Machine Learning (AI/ML) has great 
 potential to change how we do register transfer level (RTL) design generat
 ion and other hardware development tasks. This is a roundtable discussion 
 to 1) identify and discuss core concepts and 2) recommend literature\, too
 ls\, standards\, and frameworks.\n\nMeeting will be recorded and the video
  published along with a summary.\n\nCo-sponsored by: Open Research Institu
 te\n\nAgenda: \n1000 Introductions and welcome\n\n1005 Core Concepts\n\nCo
 nverting a fear of the future to actions in the present. Anxiety about aut
 omation is an ever-present part of technical work. Approaching AI/ML as a 
 talent to be developed\, and not simply a technology to be feared\, gives 
 us a different way of looking at automation of hardware design tasks.\n\n1
 045 Getting Started\n\nWhere does one start? What is considered to be foun
 dational skills? What tools\, frameworks\, and standards are the minimum v
 iable skill set for AI/ML in hardware design? What skills are most portabl
 e?\n\n1125 Closing\, Thanks to Participants\, and Next Steps\n\nVirtual: h
 ttps://events.vtools.ieee.org/m/462099
LOCATION:Virtual: https://events.vtools.ieee.org/m/462099
ORGANIZER:w5nyv@yahoo.com
SEQUENCE:24
SUMMARY:AI/ML Role in RTL Design Generation
URL;VALUE=URI:https://events.vtools.ieee.org/m/462099
X-ALT-DESC:Description: <br /><p>Artificial Intelligence and Machine Learni
 ng (AI/ML) has great potential to change how we do register transfer level
  (RTL) design generation and other hardware development tasks. This is a r
 oundtable discussion to 1) identify and discuss core concepts and 2) recom
 mend literature\, tools\, standards\, and frameworks.&nbsp\;<br><br>Meetin
 g will be recorded and the video published along with a summary.&nbsp\;</p
 >\n<p>&nbsp\;</p><br /><br />Agenda: <br /><p>1000 Introductions and welco
 me</p>\n<p>1005 Core Concepts</p>\n<p>Converting a fear of the future to a
 ctions in the present. Anxiety about automation is an ever-present part of
  technical work. Approaching AI/ML as a talent to be developed\, and not s
 imply a technology to be feared\, gives us a different way of looking at a
 utomation of hardware design tasks.&nbsp\;<br><br>1045 Getting Started</p>
 \n<p>Where does one start? What is considered to be foundational skills? W
 hat tools\, frameworks\, and standards are the minimum viable skill set fo
 r AI/ML in hardware design? What skills are most portable?&nbsp\;<br><br>1
 125 Closing\, Thanks to Participants\, and Next Steps</p>
END:VEVENT
END:VCALENDAR