BEGIN:VCALENDAR
VERSION:2.0
PRODID:IEEE vTools.Events//EN
CALSCALE:GREGORIAN
BEGIN:VTIMEZONE
TZID:America/Chicago
BEGIN:DAYLIGHT
DTSTART:20250309T030000
TZOFFSETFROM:-0600
TZOFFSETTO:-0500
RRULE:FREQ=YEARLY;BYDAY=2SU;BYMONTH=3
TZNAME:CDT
END:DAYLIGHT
BEGIN:STANDARD
DTSTART:20241103T010000
TZOFFSETFROM:-0500
TZOFFSETTO:-0600
RRULE:FREQ=YEARLY;BYDAY=1SU;BYMONTH=11
TZNAME:CST
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTAMP:20250213T140106Z
UID:8906C9D7-DD80-4061-A6AD-A0ADE2821D44
DTSTART;TZID=America/Chicago:20250212T120000
DTEND;TZID=America/Chicago:20250212T130000
DESCRIPTION:Abstract: As the complexity of modern computers\, embedded devi
 ces\, and satellites increases\, so does the need for stronger cybersecuri
 ty. Government agencies are mandating cybersecurity measures for new space
  missions\, raising concerns among technology providers. This paper discus
 ses the growing necessity of incorporating Secure Boot to enhance satellit
 e security.\n\nSecure Boot verifies the authenticity of an operating syste
 m or software before execution\, starting with a root of trust that uses f
 ixed keys and digital signatures for verification. While Secure Boot is co
 mmonly associated with the Unified Extensible Firmware Interface (UEFI) on
  consumer platforms\, it is typically restricted to modern architectures.\
 n\nSpace platforms often operate at their computational limits\, and intro
 ducing Secure Boot could further reduce their processing capacity. However
 \, implementing Secure Boot on a Field Programmable Gate Array (FPGA) can 
 prevent the processor from sharing the computational load\, minimizing the
  impact on overall system performance. Furthermore\, applying Secure Boot 
 enhances security by making the configuration tamper-evident after initial
 ization\, preventing unauthorized modifications to the boot process. This 
 immutability fortifies the system’s integrity and strengthens defenses a
 gainst tampering or malicious attacks.\n\nGiven these challenges\, dedicat
 ing an FPGA core to Secure Boot provides an effective solution. As cyberse
 curity demands for satellites increase\, accelerating Secure Boot via an F
 PGA core mitigates the performance impact while significantly bolstering s
 ecurity. This approach addresses the unique needs of space platforms and o
 ffers a robust response to the evolving challenges of satellite cybersecur
 ity.\n\nTalk is restricted to US Citizens.\n\nBldg: Building 51\, 6620 Cul
 ebra\, San Antonio\, Texas\, United States\, 78238
LOCATION:Bldg: Building 51\, 6620 Culebra\, San Antonio\, Texas\, United St
 ates\, 78238
ORGANIZER:garrett.hall@my.utsa.edu
SEQUENCE:5
SUMMARY:IEEE AESS - Securing Space Missions: Enhancing Satellite Cybersecur
 ity with FPGA-Accelerated Secure Boot - Nicole Webb
URL;VALUE=URI:https://events.vtools.ieee.org/m/462142
X-ALT-DESC:Description: <br /><p><span data-teams="true">Abstract: As the c
 omplexity of modern computers\, embedded devices\, and satellites increase
 s\, so does the need for stronger cybersecurity. Government agencies are m
 andating cybersecurity measures for new space missions\, raising concerns 
 among technology providers. This paper discusses the growing necessity of 
 incorporating Secure Boot to enhance satellite security.</span></p>\n<p><s
 pan data-teams="true"><br>Secure Boot verifies the authenticity of an oper
 ating system or software before execution\, starting with a root of trust 
 that uses fixed keys and digital signatures for verification. While Secure
  Boot is commonly associated with the Unified Extensible Firmware Interfac
 e (UEFI) on consumer platforms\, it is typically restricted to modern arch
 itectures.</span></p>\n<p><span data-teams="true"><br>Space platforms ofte
 n operate at their computational limits\, and introducing Secure Boot coul
 d further reduce their processing capacity. However\, implementing Secure 
 Boot on a Field Programmable Gate Array (FPGA) can prevent the processor f
 rom sharing the computational load\, minimizing the impact on overall syst
 em performance. Furthermore\, applying Secure Boot enhances security by ma
 king the configuration tamper-evident after initialization\, preventing un
 authorized modifications to the boot process. This immutability fortifies 
 the system&rsquo\;s integrity and strengthens defenses against tampering o
 r malicious attacks.</span></p>\n<p><span data-teams="true"><br>Given thes
 e challenges\, dedicating an FPGA core to Secure Boot provides an effectiv
 e solution. As cybersecurity demands for satellites increase\, acceleratin
 g Secure Boot via an FPGA core mitigates the performance impact while sign
 ificantly bolstering security. This approach addresses the unique needs of
  space platforms and offers a robust response to the evolving challenges o
 f satellite cybersecurity.</span></p>\n<p>&nbsp\;</p>\n<p><span data-teams
 ="true">Talk is restricted to US Citizens.</span></p>
END:VEVENT
END:VCALENDAR