BEGIN:VCALENDAR
VERSION:2.0
PRODID:IEEE vTools.Events//EN
CALSCALE:GREGORIAN
BEGIN:VTIMEZONE
TZID:Europe/Istanbul
BEGIN:DAYLIGHT
DTSTART:20380119T061407
TZOFFSETFROM:+0300
TZOFFSETTO:+0300
RRULE:FREQ=YEARLY;BYDAY=3TU;BYMONTH=1
TZNAME:+03
END:DAYLIGHT
BEGIN:STANDARD
DTSTART:20160907T000000
TZOFFSETFROM:+0300
TZOFFSETTO:+0300
RRULE:FREQ=YEARLY;BYDAY=1WE;BYMONTH=9
TZNAME:+03
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTAMP:20250212T180853Z
UID:B0AA3A42-0D6D-403A-86EF-C7F09D654EDA
DTSTART;TZID=Europe/Istanbul:20250211T173000
DTEND;TZID=Europe/Istanbul:20250211T190000
DESCRIPTION:[]Seminar by Dr. Tuba Ayhan\n\nArtificial Intelligence (AI) app
 lications are driving a growing demand for efficient hardware implementati
 ons. This seminar explores AI acceleration at the circuits and systems lev
 els\, focusing on key design strategies for optimizing performance\, power
 \, and area. We will discuss hardware accelerators such as GPUs\, TPUs\, a
 nd neuromorphic computing\, along with innovations in digital and analog c
 ircuit design for AI workloads. Through practical examples\, attendees wil
 l gain insights into how circuits and systems engineers contribute to the 
 advancement of AI technologies. This seminar is designed for undergraduate
  students interested in the intersection of AI and hardware design.\n\n* 1
 0 IEEE and IEEE CASS Essential Student Memberships by 2025 for participati
 ng students.\n\nİstanbul \, Istanbul\, Türkiye
LOCATION:İstanbul \, Istanbul\, Türkiye
ORGANIZER:ayhant@mef.edu.tr
SEQUENCE:8
SUMMARY:CAS Goes to University:AI Acceleration in Circuits and Systems Leve
 ls
URL;VALUE=URI:https://events.vtools.ieee.org/m/465269
X-ALT-DESC:Description: <br /><p><img src="https://events.vtools.ieee.org/v
 tools_ui/media/display/b03a8bea-1dbf-4eb9-b0f5-118347ce7b22" alt="" width=
 "1080" height="1080">Seminar by Dr. Tuba Ayhan</p>\n<p>Artificial Intellig
 ence (AI) applications are driving a growing demand for efficient hardware
  implementations. This seminar explores AI acceleration at the circuits an
 d systems levels\, focusing on key design strategies for optimizing perfor
 mance\, power\, and area. We will discuss hardware accelerators such as GP
 Us\, TPUs\, and neuromorphic computing\, along with innovations in digital
  and analog circuit design for AI workloads. Through practical examples\, 
 attendees will gain insights into how circuits and systems engineers contr
 ibute to the advancement of AI technologies. This seminar is designed for 
 undergraduate students interested in the intersection of AI and hardware d
 esign.</p>\n<p>*&nbsp\;<span class="OYPEnA font-feature-liga-off font-feat
 ure-clig-off font-feature-calt-off text-decoration-none text-strikethrough
 -none">10 IEEE and IEEE CASS Essential Student Memberships by 2025 for par
 ticipating students.</span></p>
END:VEVENT
END:VCALENDAR