BEGIN:VCALENDAR
VERSION:2.0
PRODID:IEEE vTools.Events//EN
CALSCALE:GREGORIAN
BEGIN:VTIMEZONE
TZID:America/New_York
BEGIN:DAYLIGHT
DTSTART:20250309T030000
TZOFFSETFROM:-0500
TZOFFSETTO:-0400
RRULE:FREQ=YEARLY;BYDAY=2SU;BYMONTH=3
TZNAME:EDT
END:DAYLIGHT
BEGIN:STANDARD
DTSTART:20251102T010000
TZOFFSETFROM:-0400
TZOFFSETTO:-0500
RRULE:FREQ=YEARLY;BYDAY=1SU;BYMONTH=11
TZNAME:EST
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTAMP:20251015T140932Z
UID:AC95BF96-DCC5-46C2-A75F-3007FF6F8751
DTSTART;TZID=America/New_York:20251009T190000
DTEND;TZID=America/New_York:20251009T213000
DESCRIPTION:[]\n\nField-Programmable Gate Arrays (FPGAs) are a unique\, ver
 satile class of Integrated Circuits (ICs) that can be configured to implem
 ent customized digital logic circuits.\n\nIn this in-depth talk\, we will 
 explore this powerful reconfigurable hardware\, starting with an overview 
 and its history\, further diving into the internal structure of an FPGA. W
 e will examine how the core components - configurable logic blocks and var
 ious memory elements - operate and how these building blocks are configure
 d to create specific digital functions.\n\nThis presentation will also cov
 er the FPGA design methodology using hardware description languages (HDLs)
  with examples\, and the various stages of synthesis\, mapping\, and routi
 ng.\n\nWe will also look at the practical applications in demanding fields
  such as medical imaging and diagnostics\, and cutting-edge AI/Machine Lea
 rning acceleration\, showcasing their capability for custom hardware devel
 opment.\n\nSpeaker(s): Smitha Kaje\n\nAgenda: \n7:00 PM Networking and Ann
 ouncements\n\n7:10 PM Presentation\n\nVirtual: https://events.vtools.ieee.
 org/m/498454
LOCATION:Virtual: https://events.vtools.ieee.org/m/498454
ORGANIZER:chair@licn.org
SEQUENCE:75
SUMMARY:Digital Design with FPGAs
URL;VALUE=URI:https://events.vtools.ieee.org/m/498454
X-ALT-DESC:Description: &lt;br /&gt;&lt;p&gt;&lt;img style=&quot;display: block\; margin-left: 
 auto\; margin-right: auto\;&quot; src=&quot;https://events.vtools.ieee.org/vtools_ui
 /media/display/5035a81f-0aba-43ec-b172-22a065572d36&quot; alt=&quot;&quot; width=&quot;818&quot; he
 ight=&quot;545&quot;&gt;&lt;/p&gt;\n&lt;p class=&quot;mb-4&quot;&gt;Field-Programmable Gate Arrays (FPGAs) ar
 e a unique\, versatile class of Integrated Circuits (ICs) that can be conf
 igured to implement customized digital logic circuits.&lt;/p&gt;\n&lt;p class=&quot;mb-4
 &quot;&gt;In this in-depth talk\, we will explore this powerful reconfigurable har
 dware\, starting with an overview and its history\, further diving into th
 e internal structure of an FPGA. We will examine how the core components -
  configurable logic blocks and various memory elements - operate and how t
 hese building blocks are configured to create specific digital functions.&lt;
 /p&gt;\n&lt;p class=&quot;mb-4&quot;&gt;This presentation will also cover the FPGA design met
 hodology using hardware description languages (HDLs) with examples\, and t
 he various stages of synthesis\, mapping\, and routing.&lt;/p&gt;\n&lt;p class=&quot;mb-
 4&quot;&gt;We will also look at the practical applications in demanding fields suc
 h as medical imaging and diagnostics\, and cutting-edge AI/Machine Learnin
 g acceleration\, showcasing their capability for custom hardware developme
 nt.&lt;/p&gt;&lt;br /&gt;&lt;br /&gt;Agenda: &lt;br /&gt;&lt;p&gt;7:00 PM &amp;nbsp\; Networking and Announc
 ements&lt;/p&gt;\n&lt;p&gt;7:10 PM &amp;nbsp\; Presentation&lt;/p&gt;
END:VEVENT
END:VCALENDAR