BEGIN:VCALENDAR
VERSION:2.0
PRODID:IEEE vTools.Events//EN
CALSCALE:GREGORIAN
BEGIN:VTIMEZONE
TZID:America/Denver
BEGIN:DAYLIGHT
DTSTART:20250309T030000
TZOFFSETFROM:-0700
TZOFFSETTO:-0600
RRULE:FREQ=YEARLY;BYDAY=2SU;BYMONTH=3
TZNAME:MDT
END:DAYLIGHT
BEGIN:STANDARD
DTSTART:20251102T010000
TZOFFSETFROM:-0600
TZOFFSETTO:-0700
RRULE:FREQ=YEARLY;BYDAY=1SU;BYMONTH=11
TZNAME:MST
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTAMP:20251002T234735Z
UID:D8E0359D-7ED5-42FF-BF21-C9561963E43B
DTSTART;TZID=America/Denver:20250917T180000
DTEND;TZID=America/Denver:20250917T193000
DESCRIPTION:Presentation: 3D Memory\, 3D Packaging: What Next?\n\nAbstract:
  “If we make them smaller\, we can make them faster” has been the appr
 oach to building faster computers over the last 70-years starting with the
  first transistors and continuing as we built increasingly more complex in
 tegrated circuits. More recently we have gone Beyond Moore’s Law to fabr
 icate advanced supercomputers and AI computers using 3D Memory and 3D Pack
 aging. In this talk\, I review recent trends in 3D Memory and 3D Packaging
  which are driving these high performance system towards wafer scale syste
 ms with multiple reticle sized processors and 3D memories. We observe the 
 next generation HBM4\, high bandwidth 3D DRAM\, and the emergence of the H
 BF\, high bandwidth Flash memory\, to increase memory capacity to serve la
 rger databases.\n\nSpeaker(s): David Bondurant\, \n\nVirtual: https://even
 ts.vtools.ieee.org/m/500272
LOCATION:Virtual: https://events.vtools.ieee.org/m/500272
ORGANIZER:gowansj@ieee.org
SEQUENCE:23
SUMMARY:CIR &amp; CIS: 3D Memory\, 3D Packaging: What Next?
URL;VALUE=URI:https://events.vtools.ieee.org/m/500272
X-ALT-DESC:Description: &lt;br /&gt;&lt;div class=&quot;presentation-title&quot;&gt;&lt;strong&gt;Prese
 ntation: 3D Memory\, 3D Packaging: What Next?&lt;/strong&gt;&lt;/div&gt;\n&lt;div class=&quot;
 abstract&quot;&gt;&amp;nbsp\;&lt;/div&gt;\n&lt;div class=&quot;abstract&quot;&gt;&lt;strong&gt;Abstract:&lt;/strong&gt; 
 &amp;ldquo\;If we make them smaller\, we can make them faster&amp;rdquo\; has been
  the approach to building faster computers over the last 70-years starting
  with the first transistors and continuing as we built increasingly more c
 omplex integrated circuits. More recently we have gone Beyond Moore&amp;rsquo\
 ;s Law to fabricate advanced supercomputers and AI computers using 3D Memo
 ry and 3D Packaging. In this talk\, I review recent trends in 3D Memory an
 d 3D Packaging which are driving these high performance system towards waf
 er scale systems with multiple reticle sized processors and 3D memories. W
 e observe the next generation HBM4\, high bandwidth 3D DRAM\, and the emer
 gence of the HBF\, high bandwidth Flash memory\, to increase memory capaci
 ty to serve larger databases.&lt;/div&gt;
END:VEVENT
END:VCALENDAR

