BEGIN:VCALENDAR
VERSION:2.0
PRODID:IEEE vTools.Events//EN
CALSCALE:GREGORIAN
BEGIN:VTIMEZONE
TZID:Europe/Warsaw
BEGIN:DAYLIGHT
DTSTART:20260329T030000
TZOFFSETFROM:+0100
TZOFFSETTO:+0200
RRULE:FREQ=YEARLY;BYDAY=-1SU;BYMONTH=3
TZNAME:CEST
END:DAYLIGHT
BEGIN:STANDARD
DTSTART:20251026T020000
TZOFFSETFROM:+0200
TZOFFSETTO:+0100
RRULE:FREQ=YEARLY;BYDAY=-1SU;BYMONTH=10
TZNAME:CET
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTAMP:20251126T103728Z
UID:9690DF00-D342-41CC-848A-36307CA5A346
DTSTART;TZID=Europe/Warsaw:20251125T153000
DTEND;TZID=Europe/Warsaw:20251125T173000
DESCRIPTION:Hybrid event: AGH University of Kraków\, B-1 building\, 121 Le
 cture Hall\, Kraków\, Poland.\n\nFaculty: EAIiIB\, Major: MTM (Mikroelect
 ronika w Technice i Medycynie)\, IEEE Solid-State Circuits Chapter Poland\
 , Silicon Creations Sp. z o.o.\n\n25.11.2025 15:30 - 17:30 CET.\n\nAbstrac
 t: In today’s increasingly digitally connected world\, the analog-digita
 l converter remains a unique key enabling component. This presentation beg
 ins with a brief overview of the advancements of high-efficiency ADCs over
  the last 50 years. It will highlight research and innovation waves and a 
 critical review of the figure of merit. It will derive current research tr
 ends and elaborate on two design examples: firstly\, incremental delta-sig
 ma modulators as a candidate for high-resolution Nyquist converters with a
  continuous-time resistive input\, where we derive the theory and the impl
 ementation challenges of an intrinsically ADC. Second\, a wideband continu
 ous-time delta-sigma ADC for automotive receivers will be introduced which
  achieves an intrinsic linearity of over 100dB without any on- or offchip 
 calibration by the usage of dual quantization. Design and implementation c
 hallenges for such performance are reviewed.\n\nCo-sponsored by: Silicon C
 reations\, AGH University of Kraków\n\nSpeaker(s): Prof. Dr.-Ing. Maurits
  Ortmanns\, \n\nRoom: 121\, Bldg: B1\, Av. Mickiewicza 30\, Krakow\, Malop
 olskie\, Poland\, 30-059\, Virtual: https://events.vtools.ieee.org/m/51560
 2
LOCATION:Room: 121\, Bldg: B1\, Av. Mickiewicza 30\, Krakow\, Malopolskie\,
  Poland\, 30-059\, Virtual: https://events.vtools.ieee.org/m/515602
ORGANIZER:kasinski@agh.edu.pl
SEQUENCE:12
SUMMARY:Efficient Analog-Digital Converters - Current Research Trends and D
 esign Examples - Maurits Ortmanns
URL;VALUE=URI:https://events.vtools.ieee.org/m/515602
X-ALT-DESC:Description: <br /><p>Hybrid event: AGH University of Krak&oacut
 e\;w\, B-1 building\, 121 Lecture Hall\, Krak&oacute\;w\, Poland.</p>\n<p>
 Faculty: EAIiIB\, Major: MTM (Mikroelectronika w Technice i Medycynie)\, I
 EEE Solid-State Circuits Chapter Poland\, Silicon Creations Sp. z o.o.</p>
 \n<p>25.11.2025 15:30 - 17:30 CET. &nbsp\;</p>\n<p><strong>Abstract: </str
 ong>In today&rsquo\;s increasingly digitally connected world\, the analog-
 digital converter remains a unique key enabling component. This presentati
 on begins with a brief overview of the advancements of high-efficiency ADC
 s over the last 50 years. It will highlight research and innovation waves 
 and a critical review of the figure of merit. It will derive current resea
 rch trends and elaborate on two design examples: firstly\, incremental del
 ta-sigma modulators as a candidate for high-resolution Nyquist converters 
 with a continuous-time resistive input\, where we derive the theory and th
 e implementation challenges of an intrinsically ADC. Second\, a wideband c
 ontinuous-time delta-sigma ADC for automotive receivers will be introduced
  which achieves an intrinsic linearity of over 100dB without any on- or of
 fchip calibration by the usage of dual quantization. Design&nbsp\; and imp
 lementation challenges for such performance are reviewed.&nbsp\;</p>
END:VEVENT
END:VCALENDAR