BEGIN:VCALENDAR
VERSION:2.0
PRODID:IEEE vTools.Events//EN
CALSCALE:GREGORIAN
BEGIN:VTIMEZONE
TZID:Asia/Hong_Kong
BEGIN:STANDARD
DTSTART:19791021T023000
TZOFFSETFROM:+0900
TZOFFSETTO:+0800
TZNAME:HKT
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTAMP:20251227T130121Z
UID:397C4BF7-DC89-4C39-BD7A-16B516A69FE5
DTSTART;TZID=Asia/Hong_Kong:20251222T100000
DTEND;TZID=Asia/Hong_Kong:20251222T110000
DESCRIPTION:This talk highlights recent advances in energy-efficient\, adap
 tive wireline receivers from multi-Gb/s to 100+ Gb/s operation. First\, we
  introduce a reference-less half-rate receiver with an unlimited-range fre
 quency detector\, enabling 13× continuous-rate operation and sub-pJ/bit C
 DR efficiency. We then present a 10–26 Gb/s design featuring a dual-feed
 back nested-loop CDR and edge-first equalization\, which improves high-fre
 quency jitter tolerance and achieves 103 fJ/b/dB at 26 Gb/s over a 32-dB l
 oss channel. For 112-Gb/s PAM-4 links\, a dynamic ADC/FFE adaptation schem
 e is described\, using real-time SNR monitoring to adjust ADC resolution a
 nd FFE taps for over 40% power savings while maintaining BER targets. Fina
 lly\, an autonomous FFE design agent is introduced\, generating optimized 
 parallel FFE RTL within hours using unfolding\, fast FIR\, and nonlinear o
 ptimization. These technologies demonstrate scalable and adaptive solution
 s for next-generation wireline receivers. These contributions demonstrate 
 a path toward scalable\, adaptive\, and automation-enabled wireline receiv
 ers suited for next-generation high-bandwidth systems.\n\nSpeaker(s): Wei-
 Zen\, \n\nHong Kong\, Hong Kong\, Hong Kong
LOCATION:Hong Kong\, Hong Kong\, Hong Kong
ORGANIZER:eepatrick@ust.hk; jabdekhoda@connect.ust.hk
SEQUENCE:75
SUMMARY:Energy-Efficient and Scalable Wireline Receiver Innovations: From W
 ide-Band\, Jitter-Tolerant CDRs to Adaptive DSP and Autonomous Equalizer D
 esign
URL;VALUE=URI:https://events.vtools.ieee.org/m/526414
X-ALT-DESC:Description: <br /><p class="MsoBodyText" style="text-align: jus
 tify\; line-height: 115%\; margin: 10.05pt -1.0pt .0001pt 5.0pt\;"><span l
 ang="EN-US" style="font-size: 12.0pt\; line-height: 115%\;">This talk high
 lights recent advances in energy-efficient\, adaptive wireline receivers f
 rom multi-Gb/s to 100+ Gb/s operation. First\, we introduce a reference-le
 ss half-rate receiver with an unlimited-range frequency detector\, enablin
 g 13&times\; continuous-rate operation and sub-pJ/bit CDR efficiency. We t
 hen present a 10&ndash\;26 Gb/s design featuring a dual-feedback nested-lo
 op CDR and edge-first equalization\, which improves high-frequency jitter 
 tolerance and achieves 103 fJ/b/dB at 26 Gb/s over a 32-dB loss channel. F
 or 112-Gb/s PAM-4 links\, a dynamic ADC/FFE adaptation scheme is described
 \, using real-time SNR monitoring to adjust ADC resolution and FFE taps fo
 r over 40% power savings while maintaining BER targets. Finally\, an auton
 omous FFE design agent is introduced\, generating optimized parallel FFE R
 TL within hours using unfolding\, fast FIR\, and nonlinear optimization. T
 hese technologies demonstrate scalable and adaptive solutions for next-gen
 eration wireline receivers. These contributions demonstrate a path toward 
 scalable\, adaptive\, and automation-enabled wireline receivers suited for
  next-generation high-bandwidth systems.</span></p>\n<p class="MsoBodyText
 " style="text-align: justify\; line-height: 115%\; margin: 10.05pt -1.0pt 
 .0001pt 5.0pt\;">&nbsp\;</p>
END:VEVENT
END:VCALENDAR