BEGIN:VCALENDAR
VERSION:2.0
PRODID:IEEE vTools.Events//EN
CALSCALE:GREGORIAN
BEGIN:VTIMEZONE
TZID:Europe/Dublin
BEGIN:DAYLIGHT
DTSTART:20260329T020000
TZOFFSETFROM:+0000
TZOFFSETTO:+0100
RRULE:FREQ=YEARLY;BYDAY=-1SU;BYMONTH=3
TZNAME:IST
END:DAYLIGHT
BEGIN:STANDARD
DTSTART:20251026T010000
TZOFFSETFROM:+0100
TZOFFSETTO:+0000
RRULE:FREQ=YEARLY;BYDAY=-1SU;BYMONTH=10
TZNAME:GMT
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTAMP:20260210T153016Z
UID:DE0F9152-17C2-4BDE-827E-39EBC216D728
DTSTART;TZID=Europe/Dublin:20260126T160000
DTEND;TZID=Europe/Dublin:20260126T171500
DESCRIPTION:“Ultra low-power and wide bandwidth data converters: from cir
 cuit techniques to identifying the elephant in the room”\n\nAbstract –
  The talk will focus on the various paradigms of AD-converter research\, f
 rom wide bandwidth to below microwatt power. The academic Figure of Merit 
 (FoM)-race in ADCs do not capture the design challenges of the ADC’s per
 ipheral circuitry especially input signal. The talk will present some sili
 con-proven ideas for energy-efficient wide-bandwidth ADCs. Additionally\, 
 the talk will cover the evolution of various building blocks of (SAR) ADCs
  landscape leading to its current FoM below 1fJ/conv-step\, with special f
 ocus on low-noise GS/s comparators. The silicon-proven techniques presente
 d can significantly reduce the overall power consumption of the input driv
 er + ADC.\n\nSpeaker(s): Harijot Singh Bindra\, \n\nRoom: B.0.17\, Tyndall
  National Institute\, Lee Maltings\,  Dyke Parade\,\, Cork\, Cork\, Irelan
 d\, T12 R5CP\, Virtual: https://events.vtools.ieee.org/m/533519
LOCATION:Room: B.0.17\, Tyndall National Institute\, Lee Maltings\,  Dyke P
 arade\,\, Cork\, Cork\, Ireland\, T12 R5CP\, Virtual: https://events.vtool
 s.ieee.org/m/533519
ORGANIZER:daniel.ohare@mcci.ie
SEQUENCE:20
SUMMARY:SSCS UK and Ireland DL : Prof Harijot Singh Bindra : Ultra low-powe
 r and wide bandwidth data converters: from circuit techniques to identifyi
 ng the elephant in the room
URL;VALUE=URI:https://events.vtools.ieee.org/m/533519
X-ALT-DESC:Description: &lt;br /&gt;&lt;p class=&quot;x_MsoNormal&quot; dir=&quot;ltr&quot;&gt;&lt;strong data
 -olk-copy-source=&quot;MessageBody&quot;&gt;&amp;ldquo\;Ultra low-power and wide bandwidth 
 data converters: from circuit techniques to identifying the elephant in th
 e room&amp;rdquo\;&lt;/strong&gt;&lt;/p&gt;\n&lt;p class=&quot;x_MsoNormal&quot;&gt;Abstract &amp;ndash\; The 
 talk will focus on the various paradigms of AD-converter research\, from w
 ide bandwidth to below microwatt power. The academic Figure of Merit (FoM)
 -race in ADCs do not capture the design challenges of the ADC&amp;rsquo\;s per
 ipheral circuitry especially input signal. The talk will present some sili
 con-proven ideas for energy-efficient wide-bandwidth ADCs. Additionally\, 
 the talk will cover the evolution of various building blocks of (SAR) ADCs
  landscape leading to its current FoM below 1fJ/conv-step\, with special f
 ocus on low-noise GS/s comparators. The silicon-proven techniques presente
 d can significantly reduce the overall power consumption of the input driv
 er + ADC.&lt;/p&gt;
END:VEVENT
END:VCALENDAR

