BEGIN:VCALENDAR
VERSION:2.0
PRODID:IEEE vTools.Events//EN
CALSCALE:GREGORIAN
BEGIN:VTIMEZONE
TZID:Europe/London
BEGIN:DAYLIGHT
DTSTART:20260329T020000
TZOFFSETFROM:+0000
TZOFFSETTO:+0100
RRULE:FREQ=YEARLY;BYDAY=-1SU;BYMONTH=3
TZNAME:BST
END:DAYLIGHT
BEGIN:STANDARD
DTSTART:20261025T010000
TZOFFSETFROM:+0100
TZOFFSETTO:+0000
RRULE:FREQ=YEARLY;BYDAY=-1SU;BYMONTH=10
TZNAME:GMT
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTAMP:20260319T143435Z
UID:4FE23C86-40B1-4C29-9690-D7955B8EC7AE
DTSTART;TZID=Europe/London:20260331T140000
DTEND;TZID=Europe/London:20260331T153000
DESCRIPTION:With the scaling of supply voltages\, sub-1V bandgap references
  are increasingly essential. This tutorial reviews modern architectures an
 d digital designs\, specifically addressing op-amp challenges like limited
  headroom and temperature-variant biasing. It provides a deep dive into se
 lf-bias loop dynamics and offers rigorous guidelines for mitigating system
 atic offset. Additionally\, the session covers chopping techniques for ran
 dom offset and concludes with robust startup circuit design tailored to th
 e unique constraints of self-bias loops.\n\nCo-sponsored by: N/A\n\nSpeake
 r(s): Dr. Rajasekhar\n\nRoom: SE 2.02\, Bldg: King’s College London\, Bu
 sh House (SE) 2.02\, Strand Campus\, Strand Campus\, London\, England\, Un
 ited Kingdom\, WC2R 2LS\, Virtual: https://events.vtools.ieee.org/m/549623
LOCATION:Room: SE 2.02\, Bldg: King’s College London\, Bush House (SE) 2.
 02\, Strand Campus\, Strand Campus\, London\, England\, United Kingdom\, W
 C2R 2LS\, Virtual: https://events.vtools.ieee.org/m/549623
ORGANIZER:tan.peng@kcl.ac.uk
SEQUENCE:48
SUMMARY:Systematic Design of Bandgap Reference Circuit with Emphasis on Sel
 f-bias Loop Dynamics
URL;VALUE=URI:https://events.vtools.ieee.org/m/549623
X-ALT-DESC:Description: <br /><p><span lang="EN-US" style="font-size: 11.0p
 t\; line-height: 115%\; font-family: 'Cambria'\,serif\; mso-ascii-theme-fo
 nt: minor-latin\; mso-fareast-font-family: 'MS Mincho'\; mso-fareast-theme
 -font: minor-fareast\; mso-hansi-theme-font: minor-latin\; mso-bidi-font-f
 amily: 'Times New Roman'\; mso-bidi-theme-font: minor-bidi\; mso-ansi-lang
 uage: EN-US\; mso-fareast-language: EN-US\; mso-bidi-language: AR-SA\;">Wi
 th the scaling of supply voltages\, sub-1V bandgap references are increasi
 ngly essential. This tutorial reviews modern architectures and digital des
 igns\, specifically addressing op-amp challenges like limited headroom and
  temperature-variant biasing. It provides a deep dive into self-bias loop 
 dynamics</span><span lang="EN-US" style="font-size: 11.0pt\; line-height: 
 115%\; font-family: 'Cambria'\,serif\; mso-ascii-theme-font: minor-latin\;
  mso-fareast-font-family: SimSun\; mso-hansi-theme-font: minor-latin\; mso
 -bidi-font-family: 'Times New Roman'\; mso-bidi-theme-font: minor-bidi\; m
 so-ansi-language: EN-US\; mso-fareast-language: ZH-CN\; mso-bidi-language:
  AR-SA\;"> </span><span lang="EN-US" style="font-size: 11.0pt\; line-heigh
 t: 115%\; font-family: 'Cambria'\,serif\; mso-ascii-theme-font: minor-lati
 n\; mso-fareast-font-family: 'MS Mincho'\; mso-fareast-theme-font: minor-f
 areast\; mso-hansi-theme-font: minor-latin\; mso-bidi-font-family: 'Times 
 New Roman'\; mso-bidi-theme-font: minor-bidi\; mso-ansi-language: EN-US\; 
 mso-fareast-language: EN-US\; mso-bidi-language: AR-SA\;">and offers rigor
 ous guidelines for mitigating systematic offset. Additionally\, the sessio
 n covers chopping techniques for random offset and concludes with robust s
 tartup circuit design tailored to the unique constraints of self-bias loop
 s.</span></p>
END:VEVENT
END:VCALENDAR