BEGIN:VCALENDAR
VERSION:2.0
PRODID:IEEE vTools.Events//EN
CALSCALE:GREGORIAN
BEGIN:VTIMEZONE
TZID:America/Chicago
BEGIN:DAYLIGHT
DTSTART:20260308T030000
TZOFFSETFROM:-0600
TZOFFSETTO:-0500
RRULE:FREQ=YEARLY;BYDAY=2SU;BYMONTH=3
TZNAME:CDT
END:DAYLIGHT
BEGIN:STANDARD
DTSTART:20261101T010000
TZOFFSETFROM:-0500
TZOFFSETTO:-0600
RRULE:FREQ=YEARLY;BYDAY=1SU;BYMONTH=11
TZNAME:CST
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTAMP:20260407T123332Z
UID:23CD5F4E-E4C2-417E-8C0C-F9F00464ED4A
DTSTART;TZID=America/Chicago:20260403T140000
DTEND;TZID=America/Chicago:20260403T152000
DESCRIPTION:Hardware Emulation–Based Security Verification is a methodolo
 gy that uses specialized hardware platforms (emulators) to validate and an
 alyze the security properties of complex digital systems—especially mode
 rn System-on-Chips (SoCs)—by running designs at near-real speeds in a co
 ntrolled environment.\n\nInstead of relying only on software simulation (w
 hich is slow for large designs)\, hardware emulation maps the design (RTL)
  onto dedicated emulation hardware. This allows engineers to execute reali
 stic workloads\, firmware\, and operating systems while observing how the 
 system behaves under normal and adversarial conditions.\n\nSpeaker(s): Suj
 an\n\nVirtual: https://events.vtools.ieee.org/m/551397
LOCATION:Virtual: https://events.vtools.ieee.org/m/551397
ORGANIZER:sreeranjanirajendran@gamil.com
SEQUENCE:24
SUMMARY:Invited talk on &quot;Hardware Emulation based Security Verification&quot;
URL;VALUE=URI:https://events.vtools.ieee.org/m/551397
X-ALT-DESC:Description: &lt;br /&gt;&lt;p&gt;&lt;strong data-start=&quot;0&quot; data-end=&quot;50&quot;&gt;Hardw
 are Emulation&amp;ndash\;Based Security Verification&lt;/strong&gt; is a methodology
  that uses specialized hardware platforms (emulators) to validate and anal
 yze the security properties of complex digital systems&amp;mdash\;especially m
 odern System-on-Chips (SoCs)&amp;mdash\;by running designs at near-real speeds
  in a controlled environment.&lt;/p&gt;\n&lt;p&gt;Instead of relying only on software 
 simulation (which is slow for large designs)\, hardware emulation maps the
  design (RTL) onto dedicated emulation hardware. This allows engineers to 
 execute realistic workloads\, firmware\, and operating systems while obser
 ving how the system behaves under normal and adversarial conditions.&lt;/p&gt;
END:VEVENT
END:VCALENDAR