BEGIN:VCALENDAR
VERSION:2.0
PRODID:IEEE vTools.Events//EN
CALSCALE:GREGORIAN
BEGIN:VTIMEZONE
TZID:America/La_Paz
BEGIN:DAYLIGHT
DTSTART:20380118T231407
TZOFFSETFROM:-0400
TZOFFSETTO:-0400
RRULE:FREQ=YEARLY;BYDAY=3MO;BYMONTH=1
TZNAME:-04
END:DAYLIGHT
BEGIN:STANDARD
DTSTART:19320320T233236
TZOFFSETFROM:-0427
TZOFFSETTO:-0400
RRULE:FREQ=YEARLY;BYDAY=3SU;BYMONTH=3
TZNAME:-04
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTAMP:20260427T221332Z
UID:DE3103A9-AADB-4BD6-B2AE-9FB0A67D1390
DTSTART;TZID=America/La_Paz:20260411T090000
DTEND;TZID=America/La_Paz:20260411T153000
DESCRIPTION:The Microelectronics Bootcamp: Microchip Design was an intensiv
 e training activity organized by the IEEE Circuits and Systems Society (CA
 SS) Student Branch Chapter at Universidad Mayor de San Andrés\, aimed at 
 introducing students to the fundamentals of microelectronics and ASIC (App
 lication-Specific Integrated Circuit) design.\n\nThe activity provided par
 ticipants with a deeper understanding of semiconductor systems by explorin
 g the design process from the transistor level to system-level architectur
 e. During the session\, participants were introduced to the ASIC design fl
 ow\, including layout design\, silicon optimization\, and the use of moder
 n electronic design automation (EDA) tools.\n\nThe program is supported by
  the IEEE Open Silicon Initiative\, enabling selected designs to be consid
 ered for fabrication and allowing participants to validate their work in r
 eal hardware. This approach provided a unique opportunity to bridge theore
 tical knowledge with practical implementation in microelectronics.\n\nThe 
 event took place on April 11th at K-Lab\, Faculty of Engineering\, in La P
 az\, Bolivia\, and was targeted at undergraduate students from Universidad
  Mayor de San Andrés pursuing degrees related to Electronic\, Mechatronic
 s\, or Electromechanical Engineering.\n\nThe activity promoted hands-on le
 arning\, encouraged interest in semiconductor technologies\, and contribut
 ed to the development of local capabilities in integrated circuit design.\
 n\n[]\n\nCo-sponsored by: K-Lab Bolivia\n\nAgenda: \n\n\nLa Paz\, La Paz\,
  Bolivia\, 0000
LOCATION:La Paz\, La Paz\, Bolivia\, 0000
ORGANIZER:rodolfo.gironda.bo@ieee.org
SEQUENCE:41
SUMMARY:Microelectronics Bootcamp: Microchip Design
URL;VALUE=URI:https://events.vtools.ieee.org/m/552487
X-ALT-DESC:Description: &lt;br /&gt;&lt;p data-start=&quot;194&quot; data-end=&quot;523&quot;&gt;&lt;img style
 =&quot;display: block\; margin-left: auto\; margin-right: auto\;&quot; src=&quot;https://
 events.vtools.ieee.org/vtools_ui/media/display/9030043e-d2be-4d10-a067-cad
 c7c986fe9&quot; height=&quot;500&quot;&gt;&lt;/p&gt;\n&lt;p data-start=&quot;194&quot; data-end=&quot;523&quot;&gt;The &lt;em d
 ata-start=&quot;130&quot; data-end=&quot;175&quot;&gt;Microelectronics Bootcamp: Microchip Design
 &lt;/em&gt; was an intensive training activity organized by the IEEE Circuits an
 d Systems Society (CASS) Student Branch Chapter at Universidad Mayor de Sa
 n Andr&amp;eacute\;s\, aimed at introducing students to the fundamentals of mi
 croelectronics and ASIC (Application-Specific Integrated Circuit) design.&lt;
 /p&gt;\n&lt;p data-start=&quot;525&quot; data-end=&quot;903&quot;&gt;The activity provided participants
  with a deeper understanding of semiconductor systems by exploring the des
 ign process from the transistor level to system-level architecture. During
  the session\, participants were introduced to the ASIC design flow\, incl
 uding layout design\, silicon optimization\, and the use of modern electro
 nic design automation (EDA) tools.&lt;/p&gt;\n&lt;p data-start=&quot;905&quot; data-end=&quot;1228
 &quot;&gt;The program is supported by the &lt;span class=&quot;hover:entity-accent entity-
 underline inline cursor-pointer align-baseline&quot;&gt;&lt;span class=&quot;whitespace-no
 rmal&quot;&gt;IEEE Open Silicon Initiative&lt;/span&gt;&lt;/span&gt;\, enabling selected desig
 ns to be considered for fabrication and allowing participants to validate 
 their work in real hardware. This approach provided a unique opportunity t
 o bridge theoretical knowledge with practical implementation in microelect
 ronics.&lt;/p&gt;\n&lt;p data-start=&quot;1230&quot; data-end=&quot;1490&quot;&gt;The event took place on 
 April 11th at K-Lab\, Faculty of Engineering\, in La Paz\, Bolivia\, and w
 as targeted at undergraduate students from Universidad Mayor de San Andr&amp;e
 acute\;s pursuing degrees related to Electronic\, Mechatronics\, or Electr
 omechanical Engineering.&lt;/p&gt;\n&lt;p data-start=&quot;1492&quot; data-end=&quot;1676&quot;&gt;The act
 ivity promoted hands-on learning\, encouraged interest in semiconductor te
 chnologies\, and contributed to the development of local capabilities in i
 ntegrated circuit design.&lt;/p&gt;\n&lt;p data-start=&quot;1492&quot; data-end=&quot;1676&quot;&gt;&lt;img s
 tyle=&quot;display: block\; margin-left: auto\; margin-right: auto\;&quot; src=&quot;http
 s://events.vtools.ieee.org/vtools_ui/media/display/da0e5362-a42f-4d82-bea9
 -4594e3e3b5ba&quot; height=&quot;500&quot;&gt;&lt;/p&gt;\n&lt;p data-start=&quot;1492&quot; data-end=&quot;1676&quot;&gt;&amp;nb
 sp\;&lt;/p&gt;\n&lt;p style=&quot;text-align: justify\;&quot; data-start=&quot;1492&quot; data-end=&quot;167
 6&quot;&gt;&lt;img src=&quot;https://events.vtools.ieee.org/vtools_ui/media/display/83e42b
 00-6724-498a-bc99-50cfc57f0353&quot; height=&quot;300&quot;&gt;&amp;nbsp\; &amp;nbsp\; &amp;nbsp\; &amp;nbsp
 \; &lt;img src=&quot;https://events.vtools.ieee.org/vtools_ui/media/display/e30b17
 e8-d9a8-4baf-bcf4-9d9d7ad45ab4&quot; height=&quot;300&quot;&gt;&lt;/p&gt;\n&lt;p data-start=&quot;1492&quot; da
 ta-end=&quot;1676&quot;&gt;&amp;nbsp\;&lt;/p&gt;\n&lt;p style=&quot;text-align: justify\;&quot; data-start=&quot;14
 92&quot; data-end=&quot;1676&quot;&gt;&lt;img src=&quot;https://events.vtools.ieee.org/vtools_ui/med
 ia/display/d7bdf4ab-561f-4425-8b04-6eafefd75a37&quot; height=&quot;350&quot;&gt; &amp;nbsp\; &amp;nb
 sp\; &amp;nbsp\;&amp;nbsp\; &lt;img src=&quot;https://events.vtools.ieee.org/vtools_ui/med
 ia/display/6f9af745-45ea-4b9c-9a2f-adab393c14a9&quot; alt=&quot;&quot; height=&quot;350&quot;&gt;&lt;/p&gt;\
 n&lt;p data-start=&quot;1492&quot; data-end=&quot;1676&quot;&gt;&amp;nbsp\;&lt;/p&gt;\n&lt;p style=&quot;text-align: j
 ustify\;&quot; data-start=&quot;1492&quot; data-end=&quot;1676&quot;&gt;&lt;img src=&quot;https://events.vtool
 s.ieee.org/vtools_ui/media/display/515c3887-18f5-43ea-ae0d-7e0c9c5ef031&quot; h
 eight=&quot;285&quot;&gt;&amp;nbsp\; &amp;nbsp\; &amp;nbsp\; &amp;nbsp\;&lt;img src=&quot;https://events.vtools
 .ieee.org/vtools_ui/media/display/371ab9e1-3b37-4905-9f9b-f51215aad338&quot; he
 ight=&quot;285&quot;&gt;&lt;/p&gt;\n&lt;p data-start=&quot;1492&quot; data-end=&quot;1676&quot;&gt;&amp;nbsp\;&lt;/p&gt;&lt;br /&gt;&lt;br
  /&gt;Agenda: &lt;br /&gt;&lt;p&gt;&lt;img style=&quot;display: block\; margin-left: auto\; margi
 n-right: auto\;&quot; src=&quot;https://events.vtools.ieee.org/vtools_ui/media/displ
 ay/de2db0fb-962b-4e30-bf33-3e4c933b0d68&quot; height=&quot;600&quot;&gt;&lt;/p&gt;
END:VEVENT
END:VCALENDAR