BEGIN:VCALENDAR
VERSION:2.0
PRODID:IEEE vTools.Events//EN
CALSCALE:GREGORIAN
BEGIN:VTIMEZONE
TZID:Asia/Kolkata
BEGIN:STANDARD
DTSTART:19451014T230000
TZOFFSETFROM:+0630
TZOFFSETTO:+0530
TZNAME:IST
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTAMP:20260417T151753Z
UID:AA9A9178-B25D-495A-96AA-8BF38650BB8B
DTSTART;TZID=Asia/Kolkata:20260413T130000
DTEND;TZID=Asia/Kolkata:20260413T160000
DESCRIPTION:This session provides a practical overview of digital design us
 ing CPLDs and FPGAs\, focusing on how concepts learned in academics are ap
 plied in real-world scenarios. It covers the complete digital design flow\
 , starting from design entry using Verilog or VHDL\, followed by simulatio
 n\, synthesis\, and implementation.\n\nThe session also explains the diffe
 rences between CPLDs and FPGAs\, helping in understanding their suitable a
 pplications. A key highlight is the importance of Placement and Routing\, 
 which directly impacts performance\, speed\, and power efficiency of a des
 ign.\n\nIn addition\, the session introduces ASIC design\, including semi-
 custom and full-custom approaches\, giving a broader perspective on hardwa
 re design beyond programmable devices.\n\nOverall\, it offers a clear and 
 concise understanding of modern digital design practices\, making it usefu
 l for students interested in FPGA\, VLSI\, and hardware development.\n\nSp
 eaker(s): Mohd Fahad\, \n\nRoom: N Block Seminar Hall\, Bldg: N Block \, G
 andipet\, Hyderabad\, Hyderabad\, Telengana\, India\, 500075
LOCATION:Room: N Block Seminar Hall\, Bldg: N Block \, Gandipet\, Hyderabad
 \, Hyderabad\, Telengana\, India\, 500075
ORGANIZER:srikruthiprabhugari@gmail.com
SEQUENCE:31
SUMMARY:Industry Co-Teaching For CPLD &amp; FPGA Architectures
URL;VALUE=URI:https://events.vtools.ieee.org/m/554291
X-ALT-DESC:Description: &lt;br /&gt;&lt;p data-start=&quot;51&quot; data-end=&quot;366&quot;&gt;This sessio
 n provides a practical overview of digital design using CPLDs and FPGAs\, 
 focusing on how concepts learned in academics are applied in real-world sc
 enarios. It covers the complete digital design flow\, starting from design
  entry using Verilog or VHDL\, followed by simulation\, synthesis\, and im
 plementation.&lt;/p&gt;\n&lt;p data-start=&quot;368&quot; data-end=&quot;625&quot;&gt;The session also exp
 lains the differences between CPLDs and FPGAs\, helping in understanding t
 heir suitable applications. A key highlight is the importance of Placement
  and Routing\, which directly impacts performance\, speed\, and power effi
 ciency of a design.&lt;/p&gt;\n&lt;p data-start=&quot;627&quot; data-end=&quot;802&quot;&gt;In addition\, 
 the session introduces ASIC design\, including semi-custom and full-custom
  approaches\, giving a broader perspective on hardware design beyond progr
 ammable devices.&lt;/p&gt;\n&lt;p data-start=&quot;804&quot; data-end=&quot;974&quot; data-is-last-node
 =&quot;&quot; data-is-only-node=&quot;&quot;&gt;Overall\, it offers a clear and concise understan
 ding of modern digital design practices\, making it useful for students in
 terested in FPGA\, VLSI\, and hardware development.&lt;/p&gt;\n&lt;p data-start=&quot;80
 4&quot; data-end=&quot;974&quot; data-is-last-node=&quot;&quot; data-is-only-node=&quot;&quot;&gt;&amp;nbsp\;&lt;/p&gt;\n&lt;
 p data-start=&quot;804&quot; data-end=&quot;974&quot; data-is-last-node=&quot;&quot; data-is-only-node=&quot;
 &quot;&gt;&lt;img src=&quot;https://events.vtools.ieee.org/vtools_ui/media/display/4a5b2c5
 6-dfe8-48c0-8889-5091cfb23e9d&quot; width=&quot;346&quot; height=&quot;346&quot;&gt;&lt;/p&gt;
END:VEVENT
END:VCALENDAR