BEGIN:VCALENDAR
VERSION:2.0
PRODID:IEEE vTools.Events//EN
CALSCALE:GREGORIAN
BEGIN:VTIMEZONE
TZID:America/Los_Angeles
BEGIN:DAYLIGHT
DTSTART:20260308T030000
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
RRULE:FREQ=YEARLY;BYDAY=2SU;BYMONTH=3
TZNAME:PDT
END:DAYLIGHT
BEGIN:STANDARD
DTSTART:20261101T010000
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
RRULE:FREQ=YEARLY;BYDAY=1SU;BYMONTH=11
TZNAME:PST
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTAMP:20260505T180147Z
UID:3AA616BE-5F41-4D2C-ABD3-9E4EBFA98F88
DTSTART;TZID=America/Los_Angeles:20260430T173000
DTEND;TZID=America/Los_Angeles:20260430T190000
DESCRIPTION:Key Considerations for Successful High-Speed Board Design\nUjjw
 al Datt Sharma\n\nAbstract: Successful high-speed board design requires mo
 re than meeting electrical and functional requirements. Engineers must mak
 e balanced decisions that affect performance\, reliability\, manufacturabi
 lity\, cost\, and schedule across the full product lifecycle. This talk pr
 ovides a practical overview of the key considerations that should guide hi
 gh-speed board design from concept through implementation. It emphasizes t
 he value of thoughtful early decisions in reducing downstream problems dur
 ing validation and bring-up. Attendees will gain a broader understanding o
 f how disciplined design practices can improve hardware quality and suppor
 t smoother product development.\n\nSpeaker biography: Ujjwal Datt Sharma i
 s a Hardware Engineer with 10 years of experience in high-speed system des
 ign\, signal integrity\, and AI hardware architecture. He specializes in m
 otherboard design\, FPGA-based systems\, and data center switch platforms.
  He holds a Bachelor of Science in Electrical and Electronics Engineering 
 from Manipal Institute of Technology\, Karnataka (KA)\, India\, and a Mast
 er of Science in Electrical and Computer Engineering from the University o
 f New Haven\, Connecticut (CT). His work focuses on developing reliable\, 
 high-performance hardware systems for next-generation computing and networ
 king applications.\n\nAgenda: \nNetworking: 5:30pm-6pm\n\nTalk: 6p-7pm\n\n
 Room: SCDI 1308 \, Bldg: SCDI (Sobrato Campus for Discovery and Innovation
 )\, 500 El Camino Real\, Santa Clara\, California\, United States\, 95053
LOCATION:Room: SCDI 1308 \, Bldg: SCDI (Sobrato Campus for Discovery and In
 novation)\, 500 El Camino Real\, Santa Clara\, California\, United States\
 , 95053
ORGANIZER:piteous.stains.9t@icloud.com
SEQUENCE:13
SUMMARY:Key Considerations for Successful High-Speed Board Design
URL;VALUE=URI:https://events.vtools.ieee.org/m/556656
X-ALT-DESC:Description: &lt;br /&gt;&lt;p dir=&quot;ltr&quot;&gt;&lt;strong&gt;&lt;strong id=&quot;docs-interna
 l-guid-df124bc2-7fff-1fba-58fe-e3b80e60f785&quot;&gt;Key Considerations for Succes
 sful High-Speed Board Design&lt;br&gt;&lt;/strong&gt;&lt;/strong&gt;Ujjwal Datt Sharma&lt;/p&gt;\n
 &lt;p dir=&quot;ltr&quot;&gt;&lt;strong&gt;Abstract: &lt;/strong&gt;Successful high-speed board design
  requires more than meeting electrical and functional requirements. Engine
 ers must make balanced decisions that affect performance\, reliability\, m
 anufacturability\, cost\, and schedule across the full product lifecycle. 
 This talk provides a practical overview of the key considerations that sho
 uld guide high-speed board design from concept through implementation. It 
 emphasizes the value of thoughtful early decisions in reducing downstream 
 problems during validation and bring-up. Attendees will gain a broader und
 erstanding of how disciplined design practices can improve hardware qualit
 y and support smoother product development.&amp;nbsp\;&amp;nbsp\;&lt;/p&gt;\n&lt;p dir=&quot;ltr
 &quot;&gt;&amp;nbsp\;&lt;/p&gt;\n&lt;p&gt;&lt;strong&gt;Speaker biography:&lt;/strong&gt; Ujjwal Datt Sharma i
 s a Hardware Engineer with 10 years of experience in high-speed system des
 ign\, signal integrity\, and AI hardware architecture. He specializes in m
 otherboard design\, FPGA-based systems\, and data center switch platforms.
  He holds a Bachelor of Science in Electrical and Electronics Engineering 
 from Manipal Institute of Technology\, Karnataka (KA)\, India\, and a Mast
 er of Science in Electrical and Computer Engineering from the University o
 f New Haven\, Connecticut (CT). His work focuses on developing reliable\, 
 high-performance hardware systems for next-generation computing and networ
 king applications.&lt;/p&gt;&lt;br /&gt;&lt;br /&gt;Agenda: &lt;br /&gt;&lt;p&gt;Networking: 5:30pm-6pm&amp;
 nbsp\;&lt;/p&gt;\n&lt;p&gt;Talk: 6p-7pm&lt;/p&gt;
END:VEVENT
END:VCALENDAR