BEGIN:VCALENDAR
VERSION:2.0
PRODID:IEEE vTools.Events//EN
CALSCALE:GREGORIAN
BEGIN:VTIMEZONE
TZID:America/New_York
BEGIN:DAYLIGHT
DTSTART:20260308T030000
TZOFFSETFROM:-0500
TZOFFSETTO:-0400
RRULE:FREQ=YEARLY;BYDAY=2SU;BYMONTH=3
TZNAME:EDT
END:DAYLIGHT
BEGIN:STANDARD
DTSTART:20261101T010000
TZOFFSETFROM:-0400
TZOFFSETTO:-0500
RRULE:FREQ=YEARLY;BYDAY=1SU;BYMONTH=11
TZNAME:EST
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTAMP:20260520T145334Z
UID:55E4EDF2-B0F6-48D2-9F43-CFA56DE7BC77
DTSTART;TZID=America/New_York:20260430T140000
DTEND;TZID=America/New_York:20260430T150000
DESCRIPTION:Abstract: This presentation describes the IC design flow when p
 erforming research with open-source\, non-academic EDA tools. The tools ma
 intained and develop by Tim are used as examples (e.g.\, magic\, netgen\, 
 capiche\, open_pdks\, and others)\, but he will discuss other commercial a
 nd organizational open-source tools\, such as OpenROAD\, LibreLane\, and o
 thers. Tim’s talk is outlined below:\n\n(1) History of open-source EDA t
 ools\n\n(2) Magic&#39;s cutting edge (at the time) DRC and parasitic extractio
 n\n\n(3) The Dark Ages of Open-Source EDA\n\n(4) The first open PDK develo
 pment: Efabless\, Google\, and SkyWater\n\n(5) Circuit design and synthesi
 s examples: MultiGiG to Raven to today\n\n(6) Magic&#39;s extraction revisited
 : FasterCap and Capiche\n\n(7) Hierarchical R-C extraction with analytical
  capacitor models\n\nSpeaker(s): Tim\, \n\nRoom: 3142\, Bldg: EIT\, ECE De
 partment\, 200 University Ave. W.\, Waterloo\, Ontario\, Canada\, N2L 3G4
LOCATION:Room: 3142\, Bldg: EIT\, ECE Department\, 200 University Ave. W.\,
  Waterloo\, Ontario\, Canada\, N2L 3G4
ORGANIZER:jrlong@uwaterloo.ca
SEQUENCE:13
SUMMARY:Research and Open-Source EDA Tools
URL;VALUE=URI:https://events.vtools.ieee.org/m/556809
X-ALT-DESC:Description: &lt;br /&gt;&lt;p class=&quot;western&quot; style=&quot;line-height: 100%\;
  orphans: 2\; widows: 2\; margin-bottom: 0cm\;&quot;&gt;&lt;span style=&quot;font-variant:
  normal\;&quot;&gt;&lt;span style=&quot;color: #242424\;&quot;&gt;&lt;span style=&quot;font-family: Segoe 
 UI\, Segoe UI Web (West European)\;&quot;&gt;&lt;span style=&quot;font-size: xx-small\;&quot;&gt;&lt;
 span style=&quot;letter-spacing: normal\;&quot;&gt;&lt;span style=&quot;font-style: normal\;&quot;&gt;&lt;
 strong&gt;Abstract: &lt;/strong&gt;&lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;span 
 style=&quot;font-variant: normal\;&quot;&gt;&lt;span style=&quot;color: #242424\;&quot;&gt;&lt;span style=
 &quot;font-family: Segoe UI\, Segoe UI Web (West European)\;&quot;&gt;&lt;span style=&quot;font
 -size: xx-small\;&quot;&gt;&lt;span style=&quot;letter-spacing: normal\;&quot;&gt;&lt;span style=&quot;fon
 t-style: normal\;&quot;&gt;&lt;span style=&quot;font-weight: normal\;&quot;&gt;This presentation d
 escribes the IC design flow when performing research with open-source\, no
 n-academic EDA tools. The tools maintained and develop by Tim are used as 
 examples (e.g.\, magic\, netgen\, capiche\, open_pdks\, and others)\, but 
 he will discuss other commercial and organizational open-source tools\, su
 ch as OpenROAD\, LibreLane\, and others. Tim&amp;rsquo\;s talk is outlined bel
 ow:&lt;br&gt;&lt;br&gt;(1) History of open-source EDA tools&lt;br&gt;&lt;br&gt;(2) Magic&#39;s cutting
  edge (at the time) DRC and parasitic extraction&lt;br&gt;&lt;br&gt;(3) The Dark Ages 
 of Open-Source EDA&lt;br&gt;&lt;br&gt;(4) The first open PDK development: Efabless\, G
 oogle\, and SkyWater&lt;br&gt;&lt;br&gt;(5) Circuit design and synthesis examples: Mul
 tiGiG to Raven to today&lt;br&gt;&lt;br&gt;(6) Magic&#39;s extraction revisited: FasterCap
  and Capiche&lt;br&gt;&lt;br&gt;(7) Hierarchical R-C extraction with analytical capaci
 tor models&lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;/span&gt;&lt;/p&gt;
END:VEVENT
END:VCALENDAR