BEGIN:VCALENDAR
VERSION:2.0
PRODID:IEEE vTools.Events//EN
CALSCALE:GREGORIAN
BEGIN:VTIMEZONE
TZID:America/Los_Angeles
BEGIN:DAYLIGHT
DTSTART:20260308T030000
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
RRULE:FREQ=YEARLY;BYDAY=2SU;BYMONTH=3
TZNAME:PDT
END:DAYLIGHT
BEGIN:STANDARD
DTSTART:20261101T010000
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
RRULE:FREQ=YEARLY;BYDAY=1SU;BYMONTH=11
TZNAME:PST
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTAMP:20260529T154616Z
UID:4B52E04F-F89F-4873-938B-2DDF5282A42E
DTSTART;TZID=America/Los_Angeles:20260624T185000
DTEND;TZID=America/Los_Angeles:20260624T200000
DESCRIPTION:In this talk\, I will talk about some hardware/software work my
  group has done in the area of stochastic computing-based machine learning
  acceleration. Stochastic computing or SC is an approximate\, stream-based
  computing paradigm enabling extremely area-efficient implementations of b
 asic arithmetic operations such as multiplication and addition. I will tal
 k about the suitability of the SC to the machine learning/event processing
  workloads\, how to deal with its inherent approximate nature and briefly 
 discuss few chip prototypes that leverage both logic and in-memory impleme
 ntations of SC-based accelerators for dense as well as a sparse compute.\n
 \nSpeaker(s): Puneet Gupta\, \n\nVirtual: https://events.vtools.ieee.org/m
 /561732
LOCATION:Virtual: https://events.vtools.ieee.org/m/561732
ORGANIZER:swapnilsayansaha@ieee.org
SEQUENCE:9
SUMMARY: Efficient Stochastic Machine Learning at the Edge
URL;VALUE=URI:https://events.vtools.ieee.org/m/561732
X-ALT-DESC:Description: &lt;br /&gt;&lt;p&gt;In this talk\, I will talk about some hard
 ware/software work my group has done in the area of stochastic computing-b
 ased machine learning acceleration. Stochastic computing or SC is an appro
 ximate\, stream-based computing paradigm enabling extremely area-efficient
  implementations of basic arithmetic operations such as multiplication and
  addition. I will talk about the suitability of the SC to the machine lear
 ning/event processing workloads\, how to deal with its inherent approximat
 e nature and briefly discuss few chip prototypes that leverage both logic 
 and in-memory implementations of SC-based accelerators for dense as well a
 s a sparse compute.&amp;nbsp\;&lt;/p&gt;
END:VEVENT
END:VCALENDAR

