BEGIN:VCALENDAR
VERSION:2.0
PRODID:IEEE vTools.Events//EN
CALSCALE:GREGORIAN
BEGIN:VTIMEZONE
TZID:America/New_York
BEGIN:DAYLIGHT
DTSTART:20260308T030000
TZOFFSETFROM:-0500
TZOFFSETTO:-0400
RRULE:FREQ=YEARLY;BYDAY=2SU;BYMONTH=3
TZNAME:EDT
END:DAYLIGHT
BEGIN:STANDARD
DTSTART:20261101T010000
TZOFFSETFROM:-0400
TZOFFSETTO:-0500
RRULE:FREQ=YEARLY;BYDAY=1SU;BYMONTH=11
TZNAME:EST
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTAMP:20260712T191452Z
UID:DC19DA95-CEB3-4A6E-8487-F59BD5FBA0E9
DTSTART;TZID=America/New_York:20260709T113000
DTEND;TZID=America/New_York:20260709T123000
DESCRIPTION:Antennas are integral part of wireless communication devices an
 d traditionally have remained off the Integrated Circuits (ICs which are a
 lso commonly known as chips) resulting in large sized modules. In the last
  decade\, the increased level of integration provided by silicon technolog
 ies and emerging applications at millimeter wave frequencies (such as 5G/6
 G) has helped to achieve true System-on-Chip solutions bringing the antenn
 as on the chip. This is because antenna sizes at these frequencies become 
 small enough for practical on-chip realization. Though\, there are a numbe
 r of benefits of putting antennas on-chip\, such as monolithic integration
  resulting in compact systems\, robustness due to absence of bond wires or
  other connection mechanisms between the antenna and the circuits\, lower 
 cost due to mass manufacturing in standard CMOS processes\, etc. However\,
  there are a number of challenges to overcome\, for instance dealing with 
 silicon substrate high conductivity and permittivity (resulting in poor ra
 diation efficiency)\, metal stack-up and layout restrictions\, and on-chip
  characterization through delicate probes\, etc. Furthermore\, the co-desi
 gn of circuits and antenna\, which sometime have contradicting requirement
 s\, need knowledge of both the domains. This talk aims to discuss the abov
 e challenges in detail as well as the proposed solutions. In particular\, 
 many design examples will be shown for the gain and radiation efficiency e
 nhancement of on-chip antennas through artificial magnetic conductors. The
  talk will conclude with the upcoming trends in the field of on-chip anten
 nas.\n\nSpeaker(s): Professor Atif Shamim\, \n\nRoom: PSE 7363 Faculty Hal
 l.\, Bldg: E7\, 200 University Ave W\, Waterloo\, Ontario\, Canada\, N2L 3
 G1
LOCATION:Room: PSE 7363 Faculty Hall.\, Bldg: E7\, 200 University Ave W\, W
 aterloo\, Ontario\, Canada\, N2L 3G1
ORGANIZER:amansoor@uwaterloo.ca
SEQUENCE:16
SUMMARY:On-Chip Antennas: The Last Barrier to True RF System-on-Chip
URL;VALUE=URI:https://events.vtools.ieee.org/m/565385
X-ALT-DESC:Description: &lt;br /&gt;&lt;p&gt;Antennas are integral part of wireless com
 munication devices and traditionally have remained off the Integrated Circ
 uits (ICs which are also commonly known as chips) resulting in large sized
  modules. In the last decade\, the increased level of integration provided
  by silicon technologies and emerging applications at millimeter wave freq
 uencies (such as 5G/6G) has helped to achieve true System-on-Chip solution
 s bringing the antennas on the chip. This is because antenna sizes at thes
 e frequencies become small enough for practical on-chip realization. Thoug
 h\, there are a number of benefits of putting antennas on-chip\, such as m
 onolithic integration resulting in compact systems\, robustness due to abs
 ence of bond wires or other connection mechanisms between the antenna and 
 the circuits\, lower cost due to mass manufacturing in standard CMOS proce
 sses\, etc. However\, there are a number of challenges to overcome\, for i
 nstance dealing with silicon substrate high conductivity and permittivity 
 (resulting in poor radiation efficiency)\, metal stack-up and layout restr
 ictions\, and on-chip characterization through delicate probes\, etc. Furt
 hermore\, the co-design of circuits and antenna\, which sometime have cont
 radicting requirements\, need knowledge of both the domains. &amp;nbsp\;This t
 alk aims to discuss the above challenges in detail as well as the proposed
  solutions. In particular\, many design examples will be shown for the gai
 n and radiation efficiency enhancement of on-chip antennas through artific
 ial magnetic conductors. The talk will conclude with the upcoming trends i
 n the field of on-chip antennas.&amp;nbsp\;&lt;/p&gt;
END:VEVENT
END:VCALENDAR

