BEGIN:VCALENDAR
VERSION:2.0
PRODID:IEEE vTools.Events//EN
CALSCALE:GREGORIAN
BEGIN:VTIMEZONE
TZID:America/New_York
BEGIN:DAYLIGHT
DTSTART:20260308T030000
TZOFFSETFROM:-0500
TZOFFSETTO:-0400
RRULE:FREQ=YEARLY;BYDAY=2SU;BYMONTH=3
TZNAME:EDT
END:DAYLIGHT
BEGIN:STANDARD
DTSTART:20261101T010000
TZOFFSETFROM:-0400
TZOFFSETTO:-0500
RRULE:FREQ=YEARLY;BYDAY=1SU;BYMONTH=11
TZNAME:EST
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTAMP:20260724T163904Z
UID:00A17BAB-5F46-4F79-A2BE-4AF482F86828
DTSTART;TZID=America/New_York:20260724T110000
DTEND;TZID=America/New_York:20260724T123000
DESCRIPTION:Wireless and high-speed electronics must serve a growing range 
 of demands from a single\npiece of hardware: 6G is opening congested new f
 requency bands\, wired links between\nchips keep climbing to higher data r
 ates\, and electronics for space and other harsh\nsettings must adjust to 
 conditions that shift over time. Circuits that are fixed at design\ntime s
 truggle to cover this range. This talk presents reconfigurable integrated 
 circuits that\ncan be tuned across bands\, data rates\, and operating cond
 itions. Drawing on prior\nacademic work in reconfigurable radio front ends
  along with industry experience in\ntransmitters and clocking circuits\, t
 he speaker will outline a research program spanning\nthree directions: cir
 cuits for 6G\, low jitter clocking for high-speed links\, and the two-way\
 npairing of AI and circuit design. Together these directions point toward 
 flexible radio and\ncomputing hardware that can be built one circuit block
  at a time.\n\nSpeaker(s): Dr. Asad Nawaz\n\nRoom: HEC 356\, Bldg: HEC\, 4
 328 Scorpius St.\, ECE Department\, UCF\, ORLANDO\, Florida\, United State
 s\, 32816
LOCATION:Room: HEC 356\, Bldg: HEC\, 4328 Scorpius St.\, ECE Department\, U
 CF\, ORLANDO\, Florida\, United States\, 32816
ORGANIZER:zahid.hasan@ucf.edu
SEQUENCE:27
SUMMARY:Reconfigurable RFICs for NextG and Extreme Environments”
URL;VALUE=URI:https://events.vtools.ieee.org/m/567396
X-ALT-DESC:Description: <br /><p>Wireless and high-speed electronics must s
 erve a growing range of demands from a single&nbsp\;<br>piece of hardware:
  6G is opening congested new frequency bands\, wired links between&nbsp\;<
 br>chips keep climbing to higher data rates\, and electronics for space an
 d other harsh&nbsp\;<br>settings must adjust to conditions that shift over
  time. Circuits that are fixed at design&nbsp\;<br>time struggle to cover 
 this range. This talk presents reconfigurable integrated circuits that&nbs
 p\;<br>can be tuned across bands\, data rates\, and operating conditions. 
 Drawing on prior&nbsp\;<br>academic work in reconfigurable radio front end
 s along with industry experience in&nbsp\;<br>transmitters and clocking ci
 rcuits\, the speaker will outline a research program spanning&nbsp\;<br>th
 ree directions: circuits for 6G\, low jitter clocking for high-speed links
 \, and the two-way&nbsp\;<br>pairing of AI and circuit design. Together th
 ese directions point toward flexible radio and&nbsp\;<br>computing hardwar
 e that can be built one circuit block at a time.</p>
END:VEVENT
END:VCALENDAR