BEGIN:VCALENDAR
VERSION:2.0
PRODID:IEEE vTools.Events//EN
CALSCALE:GREGORIAN
BEGIN:VTIMEZONE
TZID:America/New_York
BEGIN:DAYLIGHT
DTSTART:20260308T030000
TZOFFSETFROM:-0500
TZOFFSETTO:-0400
RRULE:FREQ=YEARLY;BYDAY=2SU;BYMONTH=3
TZNAME:EDT
END:DAYLIGHT
BEGIN:STANDARD
DTSTART:20261101T010000
TZOFFSETFROM:-0400
TZOFFSETTO:-0500
RRULE:FREQ=YEARLY;BYDAY=1SU;BYMONTH=11
TZNAME:EST
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTAMP:20260729T225649Z
UID:3FE6CA95-10AB-496F-BD66-7D4C2074F3FF
DTSTART;TZID=America/New_York:20260727T133000
DTEND;TZID=America/New_York:20260727T143000
DESCRIPTION:Title: Hardware Acceleration for Post-Quantum Cryptography:  Al
 gorithmic Derivation and Architectural Innovation\nSpeaker: Dr. Jiafeng (H
 arvest) Xie\, Associate Professor\nDepartment of Electrical and Computer E
 ngineering\, Villanova University\n\nDate and Time:  Monday\, July 27\, 20
 26\, 1:30-2:30 PM\nLocation: George Mason University\, ENGR 3507\, 4511 Pa
 triot Cir\, Fairfax\, VA 22030\n\nAbstract: Post-quantum cryptography (PQC
 ) has drawn significant attention from various communities recently\, as t
 he existing public-key cryptosystems\, such as Rivest Shamir Adleman (RSA)
  and Elliptic Curve Cryptography (ECC)\, are proven to be vulnerable to la
 rge-scale quantum computers executing Shor’s algorithm. The National Ins
 titute of Standards and Technology (NIST) has already begun the PQC standa
 rdization process\, and hardware acceleration for PQC algorithms is one of
  the most recent areas of focus. In this talk\, I will follow this trend b
 y introducing several interesting methods to accelerate PQC algorithms on 
 the hardware platform. Specifically\, this talk will present hardware impl
 ementation methods from both algorithmic derivation and architectural inno
 vation perspectives. Implementation techniques for specific NIST-selected 
 PQC schemes are also covered in this talk. I hope this talk will facilitat
 e additional research to support PQC standardization and further developme
 nt.\n\nRoom: ENGR 3507\, Bldg: Engineering Building\, George Mason Univers
 ity\, \, 4511 Patriot Cir\, Fairfax\, VA 22030\, Fairfax\, Virginia\, Unit
 ed States\, 22030
LOCATION:Room: ENGR 3507\, Bldg: Engineering Building\, George Mason Univer
 sity\, \, 4511 Patriot Cir\, Fairfax\, VA 22030\, Fairfax\, Virginia\, Uni
 ted States\, 22030
ORGANIZER:kafi@ieee.org
SEQUENCE:26
SUMMARY:Hardware Acceleration for Post-Quantum Cryptography: Algorithmic De
 rivation and Architectural Innovation
URL;VALUE=URI:https://events.vtools.ieee.org/m/569351
X-ALT-DESC:Description: <br /><div class="x_elementToProof"><strong data-ol
 k-copy-source="MessageBody">Title:&nbsp\; Hardware Acceleration for Post-Q
 uantum Cryptography: </strong>&nbsp\;<strong>Algorithmic Derivation&nbsp\;
 and&nbsp\;Architectural Innovation</strong></div>\n<div class="x_elementTo
 Proof"><strong>Speaker: </strong>Dr. Jiafeng (Harvest) Xie\,&nbsp\;Associa
 te Professor</div>\n<div class="x_elementToProof">&nbsp\; &nbsp\; &nbsp\; 
 &nbsp\; &nbsp\; &nbsp\; &nbsp\; Department of Electrical and Computer Engi
 neering\, Villanova University</div>\n<div class="x_elementToProof">&nbsp\
 ;</div>\n<div class="x_elementToProof"><strong>Date and Time:&nbsp\;</stro
 ng> Monday\, July 27\, 2026\, 1:30-2:30 PM</div>\n<div class="x_elementToP
 roof"><strong>Location: </strong>George Mason University\, ENGR 3507\,&nbs
 p\;4511 Patriot Cir\, Fairfax\, VA 22030</div>\n<div class="x_elementToPro
 of">&nbsp\;</div>\n<div class="x_elementToProof"><strong data-olk-copy-sou
 rce="MessageBody">Abstract:</strong> Post-quantum cryptography (PQC) has d
 rawn significant attention from various communities recently\, as the exis
 ting public-key cryptosystems\, such as Rivest Shamir Adleman (RSA) and El
 liptic Curve Cryptography (ECC)\, are proven to be vulnerable to large-sca
 le quantum computers executing Shor&rsquo\;s algorithm. The National Insti
 tute of Standards and Technology (NIST) has already begun the PQC standard
 ization process\, and hardware acceleration for PQC algorithms is one of t
 he most recent areas of focus. In this talk\, I will follow this trend by 
 introducing several interesting methods to accelerate PQC algorithms on th
 e hardware platform. Specifically\, this talk will present hardware implem
 entation methods from both algorithmic derivation and architectural innova
 tion perspectives. Implementation techniques for specific NIST-selected PQ
 C schemes are also covered in this talk.&nbsp\;I hope this talk will facil
 itate additional research to support PQC standardization and further devel
 opment.</div>
END:VEVENT
END:VCALENDAR