BEGIN:VCALENDAR
VERSION:2.0
PRODID:IEEE vTools.Events//EN
CALSCALE:GREGORIAN
BEGIN:VTIMEZONE
TZID:Asia/Taipei
BEGIN:STANDARD
DTSTART:19790930T230000
TZOFFSETFROM:+0900
TZOFFSETTO:+0800
TZNAME:CST
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTAMP:20260908T002406Z
UID:C27E53D9-6FF6-4E89-BE45-1E59F1EB1365
DTSTART;TZID=Asia/Taipei:20261123T160000
DTEND;TZID=Asia/Taipei:20261123T180000
DESCRIPTION:The relentless demand for multi-gigabit wireless communication 
 and high-resolution sensing drives rapid innovation in D-band (110–170 G
 Hz) systems. However\, realizing efficient and scalable active phased arra
 ys at these frequencies remains challenging due to high cost\, interconnec
 t losses\, packaging parasitics\, and heterogeneous integration constraint
 s. This talk presents a holistic\, system-level approach to low-loss D-ban
 d phased array integration that unifies circuit\, antenna\, and packaging 
 co-design. Leveraging both silicon-based (CMOS\, SiGe) and III–V integra
 ted circuits\, the approach emphasizes optimized beamformer and power ampl
 ifier architectures combined with low-cost 2D scalable\, wide-angle scanni
 ng wideband antenna arrays implemented using low-cost PCB processes. Throu
 gh electromagnetic co-optimization and advanced interconnect engineering\,
  the framework achieves significant reduction in loss and improvement in o
 verall system efficiency. Measured D-band results from prototype modules d
 emonstrate wide-angle beam steering and data transmission rates up to 100 
 Gb/s. These results confirm the feasibility of steerable\, high-capacity a
 rrays suitable for both communication and sensing platforms.\n\nSpeaker(s)
 : Kamil\n\nVirtual: https://events.vtools.ieee.org/m/572588
LOCATION:Virtual: https://events.vtools.ieee.org/m/572588
ORGANIZER:cmambatali@up.edu.ph
SEQUENCE:16
SUMMARY:Virtual IEEE AP-S Young Professional Ambassador Lecture at the Univ
 ersity of the Philippines (Dr. Kamil Kapusuz)
URL;VALUE=URI:https://events.vtools.ieee.org/m/572588
X-ALT-DESC:Description: <br /><p>The relentless demand for multi-gigabit wi
 reless communication and high-resolution sensing drives rapid innovation i
 n D-band (110&ndash\;170 GHz) systems. However\, realizing efficient and s
 calable active phased arrays at these frequencies remains challenging due 
 to high cost\, interconnect losses\, packaging parasitics\, and heterogene
 ous integration constraints. This talk presents a holistic\, system-level 
 approach to low-loss D-band phased array integration that unifies circuit\
 , antenna\, and packaging co-design. Leveraging both silicon-based (CMOS\,
  SiGe) and III&ndash\;V integrated circuits\, the approach emphasizes opti
 mized beamformer and power amplifier architectures combined with low-cost 
 2D scalable\, wide-angle scanning wideband antenna arrays implemented usin
 g low-cost PCB processes. Through electromagnetic co-optimization and adva
 nced interconnect engineering\, the framework achieves significant reducti
 on in loss and improvement in overall system efficiency. Measured D-band r
 esults from prototype modules demonstrate wide-angle beam steering and dat
 a transmission rates up to 100 Gb/s. These results confirm the feasibility
  of steerable\, high-capacity arrays suitable for both communication and s
 ensing platforms.</p>
END:VEVENT
END:VCALENDAR