BEGIN:VCALENDAR
VERSION:2.0
PRODID:IEEE vTools.Events//EN
CALSCALE:GREGORIAN
BEGIN:VTIMEZONE
TZID:America/Los_Angeles
BEGIN:DAYLIGHT
DTSTART:20260308T030000
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
RRULE:FREQ=YEARLY;BYDAY=2SU;BYMONTH=3
TZNAME:PDT
END:DAYLIGHT
BEGIN:STANDARD
DTSTART:20261101T010000
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
RRULE:FREQ=YEARLY;BYDAY=1SU;BYMONTH=11
TZNAME:PST
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTAMP:20260824T020959Z
UID:C5BB8D4C-3F87-4DF6-9A18-1F99E56703FD
DTSTART;TZID=America/Los_Angeles:20260903T173500
DTEND;TZID=America/Los_Angeles:20260903T183500
DESCRIPTION:This seminar compares two Digital Secondary System (DSS) techno
 logies for substation protection: IEC 61850 process-bus Sampled Values (SV
 ) and point-to-point TiDL. It begins by motivating DSS adoption (reduced c
 opper\, improved safety\, greater flexibility) and then asks how communica
 tion behaviors become protection behaviors. For SV\, we review merging uni
 ts\, publisher–subscriber messaging\, and the role of time (PTP) in alig
 ning sampled currents and voltages. Using phasor-based distance protection
  as an example\, we show how phasor extraction and impedance calculations\
 nare sensitive to SV channel delay (MU processing plus network delay) and 
 packet loss\, compromising security and dependability.\n\nThe talk then co
 nsolidates mitigation strategies used in relays and settings: deterministi
 c wait-time coordination\, SV status-bit supervision of torque equations\,
  limited-gap interpolation\, and blocking/freezing vulnerable elements dur
 ing data loss with a settling block after restoration. TiDL is presented a
 s a contrasting architecture that uses direct fiber links between a field 
 merging unit and relays\, avoiding switched protection networks and extern
 al time for protection\, simplifying commissioning and shrinking the attac
 k surface\, while trading off some interoperability and process-bus flexib
 ility. We close with selection criteria for bay count and cost.\n\nThis te
 chnical talk will be delivered by Dr. Mohammad AAMIR RAHMANI\, Ph.D (Devel
 opment Lead Engineer\, Protection Systems\, R&D\, SEL).\n\nVirtual: https:
 //events.vtools.ieee.org/m/573957
LOCATION:Virtual: https://events.vtools.ieee.org/m/573957
ORGANIZER:liadi@ieee.org
SEQUENCE:49
SUMMARY:Modern Digital Secondary Systems: How Sampled Values (SV) and TiDL 
 Enable Protection and Control
URL;VALUE=URI:https://events.vtools.ieee.org/m/573957
X-ALT-DESC:Description: <br /><p>This seminar compares two Digital Secondar
 y System (DSS) technologies for&nbsp\;substation protection: IEC 61850 pro
 cess-bus Sampled Values (SV) and point-to-point&nbsp\;TiDL. It begins by m
 otivating DSS adoption (reduced copper\, improved safety\, greater&nbsp\;f
 lexibility) and then asks how communication behaviors become protection be
 haviors.&nbsp\;For SV\, we review merging units\, publisher&ndash\;subscri
 ber messaging\, and the role of time&nbsp\;(PTP) in aligning sampled curre
 nts and voltages. Using phasor-based distance&nbsp\;protection as an examp
 le\, we show how phasor extraction and impedance calculations<br>are sensi
 tive to SV channel delay (MU processing plus network delay) and packet los
 s\, compromising security and dependability.</p>\n<p>The talk then consoli
 dates mitigation strategies used in relays and settings: deterministic wai
 t-time coordination\, SV status-bit supervision of torque equations\, limi
 ted-gap interpolation\, and blocking/freezing&nbsp\;vulnerable elements du
 ring data loss with a settling block after restoration. TiDL is&nbsp\;pres
 ented as a contrasting architecture that uses direct fiber links between a
  field&nbsp\;merging unit and relays\, avoiding switched protection networ
 ks and external time for&nbsp\;protection\, simplifying commissioning and 
 shrinking the attack surface\, while trading off&nbsp\;some interoperabili
 ty and process-bus flexibility. We close with selection criteria for bay&n
 bsp\;count and cost.</p>\n<p>This technical talk will be delivered by Dr. 
 Mohammad AAMIR RAHMANI\, Ph.D (Development Lead Engineer\, Protection Syst
 ems\, R&amp\;D\, SEL).</p>
END:VEVENT
END:VCALENDAR