BEGIN:VCALENDAR
VERSION:2.0
PRODID:IEEE vTools.Events//EN
CALSCALE:GREGORIAN
BEGIN:VTIMEZONE
TZID:America/Los_Angeles
BEGIN:DAYLIGHT
DTSTART:20260308T030000
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
RRULE:FREQ=YEARLY;BYDAY=2SU;BYMONTH=3
TZNAME:PDT
END:DAYLIGHT
BEGIN:STANDARD
DTSTART:20261101T010000
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
RRULE:FREQ=YEARLY;BYDAY=1SU;BYMONTH=11
TZNAME:PST
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTSTAMP:20261030T234048Z
UID:0306C55E-6175-488C-93A7-9E76FC03B92F
DTSTART;TZID=America/Los_Angeles:20261030T100000
DTEND;TZID=America/Los_Angeles:20261030T110000
DESCRIPTION:Next-generation wireline and wireless systems promise wider ban
 dwidth to enable a wide range of applications\, including autonomous vehic
 les\, virtual reality\, and the Internet of Things. Such high data rates m
 andate precise clock generation to meet the timing budget. At the same tim
 e\, the need for flexibility to support multiple standards and scalability
  to meet higher integration density adds new dimensions to the clocking ch
 allenge. This talk will discuss recent circuit and architecture innovation
 s to address these challenges.\n\nSpeaker(s): Dr. Hossain\n\nRoom: 4218\, 
 Bldg: EME\, 137 Alumni Ave\, Kelowna\, BC \, Kelowna\, British Columbia\, 
 Canada\, V1V 1V8\, Virtual: https://events.vtools.ieee.org/m/589546
LOCATION:Room: 4218\, Bldg: EME\, 137 Alumni Ave\, Kelowna\, BC \, Kelowna\
 , British Columbia\, Canada\, V1V 1V8\, Virtual: https://events.vtools.iee
 e.org/m/589546
ORGANIZER:Youry@ieee.org
SEQUENCE:12
SUMMARY:Low-Jitter Flexible Frequency Generation for Next-Generation Commun
 ications Systems
URL;VALUE=URI:https://events.vtools.ieee.org/m/589546
X-ALT-DESC:Description: <br /><p>Next-generation wireline and wireless syst
 ems promise wider bandwidth to enable a wide range of applications\, inclu
 ding autonomous vehicles\, virtual reality\, and the Internet of Things. S
 uch high data rates mandate precise clock generation to meet the timing bu
 dget. At the same time\, the need for flexibility to support multiple stan
 dards and scalability to meet higher integration density adds new dimensio
 ns to the clocking challenge. This talk will discuss recent circuit and ar
 chitecture innovations to address these challenges.</p>\n<p>&nbsp\;</p>
END:VEVENT
END:VCALENDAR