

# **ESD Design in High Voltage Smart Power Technologies**

Lorenzo CERATI  
Fellow of the Technical Staff

STMicroelectronics

November 25<sup>th</sup> , 2021

# About SSCS

---

## **SSCS Education Material:**

- ✓ **SSCS Resource Center – free for SSCS members – includes short courses, tutorials, CONFedu series, lecture series, past webinars**
- ✓ **Distinguished Lecture Program: exclusive to SSCS members**
- ✓ **Webinars: free access to all SSCS members**
- ✓ **Membership is only \$22 for 2018**
- ✓ **\$11 for students**
- ✓ **Join at [www.sscs.org](http://www.sscs.org)**

<https://resourcecenter.sscs.ieee.org/>



# About Lorenzo CERATI

---



1. 1998 M.Sc. Degree in from
  - ✓ Telecommunication engineering
  - ✓ "Politecnico di Milano".
  - ✓ Thesis "cadmium zinc tellurid (CdZnTe) cross-connect for optical networks"
2. 2000 -Now, With ST Microelectronics,
  - ✓ leading the team developing ESD protection architectures in Smart Power technologies (e.g BCD)
3. Society contributions:
  - ✓ Dozens of peer reviewed publication within IEEE
  - ✓ ESDA Board of Directors since 2015.
  - ✓ Symposium Technical Program Committees ESREF, ICICDT, IRPS, IEW, and EOS/ESD Gently
  - ✓ Accepted to present us

# Layout Level checks



## References

- [1] Eleonora. Gevinti, Lorenzo Cerati *et al.*, "Schematic-Level and Layout-Level ESD EDA check methodology applied to smart power IC's - initialization and implementation," *2015 37th Electrical Overstress/Electrostatic Discharge Symposium (EOS/ESD)*, 2015, pp. 1-10, doi: 10.1109/EOS/ESD.2015.7314770
- Eleonora. Gevinti, Lorenzo Cerati *et al.*, "Schematic-Level and Layout-Level ESD EDA check methodology applied to smart power IC's - initialization and implementation," *2015 37th Electrical Overstress/Electrostatic Discharge Symposium (EOS/ESD)*, 2015, pp. 1-10, doi: 10.1109/EOS/ESD.2015.7314770.