



IEEE AP-S/MTT-S Egypt Section Chapter

On-Chip Antennas: The Last Barrier to True RF System-on-Chip

Prof. Atif Shamim

IMPACT Lab, Electrical Engineering

King Abdullah University of Science and Technology

Thuwal, Kingdom of Saudi Arabia

IEEE APS Distinguished Lecturer

Date: 9 Feb 2023 | Time: 11:30 AM to 01:30 AM

Agenda

- Antenna and circuits: A Brief History
- IC and Antenna Integration Techniques
- Why Antenna-on-Chip?
- Technology stack-ups and features
- Antenna-on-Chip Issues
- Co-Design Examples
- Antenna-on-Chip Radiation Performance Enhancement
- Conclusions
- Discussion and questions.

On-Chip Antennas: The Last Barrier to True RF System-on-Chip

Prof. Atif Shamim
IMPACT Lab, Electrical Engineering
King Abdullah University of Science and Technology
Thuwal, Kingdom of Saudi Arabia
IEEE APS Distinguished Lecturer (2020-2023)



Antennas are integral part of wireless communication devices and traditionally have remained off the Integrated Circuits (ICs which are also commonly known as chips) resulting in large sized modules. In the last decade, the increased level of integration provided by silicon technologies and emerging applications at millimeter wave frequencies has helped to achieve true System-on-Chip solutions bringing the antennas on the chip. This is because antenna sizes at these frequencies become small enough for practical on-chip realization. Though, there are a number of benefits of putting antennas on-chip, such as monolithic integration resulting in compact systems, robustness due to absence of bond wires or other connection mechanisms between the antenna and the circuits, lower cost due to mass manufacturing in standard CMOS processes, etc. However, there are a number of challenges to overcome, for instance dealing with silicon substrate high conductivity and permittivity (resulting in poor radiation efficiency), metal stack-up and layout restrictions, and on-chip characterization through delicate probes, etc. Furthermore, the co-design of circuits and antenna which sometime have contradicting requirements need knowledge of both the domains. This talk aims to discuss the above challenges in detail as well as the proposed solutions. In particular, many design examples will be shown for the gain and radiation efficiency enhancement of on-chip antennas through artificial magnetic conductors. The talk will conclude with the upcoming trends in the field of on-chip antennas.

Date | Time : Thursday, February 9, 2023 | 11:30 AM To 1:30 PM


Registration Link: <https://ar02gza51qj.typeform.com/to/u0K1H3Za> [Free Attendance]

Location: Innovation Hub, Silicon Waha, New Borg El-Arab City, Alexandria, Egypt.


Scan Me



Antenna and Circuits: A Brief History



System-in-Package (SiP)




- SiP refers to combining various ICs of a system, in a single 3D package, in a vertical integration format
- This reduces system size and eliminates the cost of individual packages for each die
- It also improves signal transmission times and reduce power consumption by minimizing resistive and capacitive loads between the ICs

ADY
NOVA




System-on-Package (SoP)



- IC package, traditionally, only for mechanical and thermal stability
- In SoP, packages are functional enclosures
- Multilayer Packages
- embed passive components such as inductors, capacitors, filters, transmission line, and antennas along with the ICs

System-on-Chip (SoC)

- Effort to combine everything on a single chip (Analog, digital and RF)
- Assisted by advances in Silicon technology (CMOS Coming of Age)




Why On-Chip Antennas

- Reduced system size due to miniaturization and integration of all components
- More Robust and repeatable process (no wire bonds, etc)
- Lower Cost in mass manufacturing
- New innovative applications become possible, for instance implantable chips able to communicate from inside the body
- Integrating AoC and circuits in the same chip removes the restriction of 50Ω impedance matching




7 x 7 mm 15 x 10 x mm

Increase in size after addition of antenna 200%



(a)




(b)

Hammer, M. Cheema, A. Shamim, "The Last Barrier: On-Chip Antennas," *IEEE Microwave Magazine*, Vol. 14, No. 1, pp. 79- 10 January 2013.

Silicon substrate – High Dielectric Constant

- Higher dielectric constant of Silicon confines most of the power in the substrate instead of radiating in free space degrading radiation efficiency
- For example, a dipole implemented on a Silicon substrate, radiates less than 10% in air and rest is coupled into the substrate





$$\frac{P_{\text{air}}}{P_{\text{sub}}} = \frac{1}{\epsilon_r^{3/2}}$$

Cheema, A. Shamim, "The Last Barrier: On-Chip Antennas," *IEEE Microwave Magazine*, Vol. 14, No. 1, pp. 14, January 2013.

14

Circuits and Antenna Co-Design Simulations


- Antenna simulation in EM software such as HFSS & CST Microwave Studio whereas Circuit simulations in Cadence, ADS
- The exact antenna characteristics (e.g. radiation performance) cannot be modeled in circuit simulators
- S-parameters of antennas extracted from EM tool and inserted in Cadence.
- Exact environment simulation for AoC



17


AoC layout – Design Rule Check

- ICs layout needs to satisfy foundry defined design rules (DRC)
- Maximum allowable widths of metal layers, the allowed spacings and the required metal densities on the chip have to be considered. Typical max. width for top layer is around $30\mu\text{m}$ with minimum spacing of $2\mu\text{m}$ between two tracks
- Large width antenna metal gives rise to ESD issues during fabrication
- Minimum metal density requirement means insertion of dummy metals around antenna. Metal fills are required for all metal layers for maintaining acceptable stress and strain during fabrication



A. Shamim, and H. Zhang, "On-chip antenna: challenges and design considerations," *Antennas and Propagation for 5g and Beyond* (2020): 123.




Coupling and Interference Issues



22

AoC Characterization



Conventional measurement in anechoic chamber for connector based antennas, but is not feasible for on-chip antenna measurement



26


Silicon Substrate – Surface waves

- The high dielectric constant and thick substrate gives rise to surface waves which deteriorate antenna's radiation pattern
- Silicon substrate thickness dependence on the horizontal and vertical radiation patterns





Mamat, Atif Shamim, et. al. "New Movable Plate for Efficient Millimeter Wave Vertical on-Chip Antennas," IEEE Transactions on Antennas and Propagation, pp. November 2012.

15



FABRICATED CHIP AND MEASUREMENTS




Parylene-G on top and bottom of the chip
 Thickness = 20 μm , $\epsilon_r \approx 2.9$

Plastic Tape for Sealing

Saline Solution



Duroid




77 GHz Monopole with Conf. #1 AMC

- Commercial TSMC 180nm CMOS process has a thin oxide layer of 5-8 μm
- Antenna and driving circuit are integrated on the same chip


Antenna can be fed by either RF probe or circuit losses in the substrate still exist, because AMC cannot shield completely



Radiation Phase vs. Freq



Number of Unit Cells vs Gain






Microscope View

Enhancement of Millimeter-Wave On-Chip Antenna Through an Additively Manufactured
 Structures on Antennas and Propagation, vol. 68, no. 6, pp. 4344-4353, June 2020

43

94 GHz Monopole with Ultra-thin Conf.#2 AMC

Technique 1: Metallic Posts (MP)




- Vias are utilized to form MP
- Introduces additional L_{MP} and C_{MP} to reduce v_p
- The electrical thickness of the AMC increases equivalently
- The thickness of patch-based unit cell can be reduced by 33%

$$v_p \propto \frac{1}{\sqrt{2L_{MP} \times 2C_{MP}}}$$

Y. Yu, Z. X. ...
IEEE Transactions on Antennas and Propagation, 2022, 70(10), 1-10
DOI: 10.1109/TAP.2022.3140528

Radiation Performance Enhancement

1. Substrate post-processing techniques: Modification of the properties and dimensions of the substrate below the antenna.
2. On-chip reflecting surfaces: Insertion of specialized structures in the metal layers below the antenna to isolate the lossy substrate as well as enhance the gain through in phase reflections.
3. Three-Dimensional (3D) and MEMS based AoCs: Microelectromechanical Systems (MEMS) and radiators such as bond-wires antennas implemented as high efficiency AoCs due to physical separation from the substrate.
4. Off-Chip Techniques and Smart Packaging: Addition of superstrate layers, dielectric resonators and focusing lenses on top of the antenna.



39

MEMS based Moveable Antenna









TABLE 1: MEASURED GAIN (IN DBI) AT 60 AND 77 GHz IN HORIZONTAL AND VERTICAL POSITION

60 GHz		77 GHz	
{H}	{V}	{H}	{V}
-3.0	3.5	-2.1	4.8



Loïc Mamat, Atif Shamim, "New Movable Plate for Efficient Millimeter Wave Vertical on-Chip Antennas," IEEE Transactions on Antennas and Propagation, vol. 61, Issue 4, pp. 1608-1615, April 2013.

Thank You