



Compact Modeling of GaN HEMTs for Power and RF Circuit Design

Yogesh S. Chauhan Professor Nanolab, Department of Electrical Engineering IIT Kanpur, India Email: <u>chauhan@iitk.ac.in</u> Homepage – <u>http://home.iitk.ac.in/~chauhan/</u>

A Wireless World



- High-speed wireless links (WiFi, Bluetooth) allow seamless connections among device and appliance.
- Although RF design always talks about wireless transmission, all concepts are valid for wired transmission.

Evolution of Mobile Wireless Communication

Early wireless devices



An old car phone (1940)



First Hand held cell phone (1973)

Evolution of Mobile Wireless Communication

Generation	Speed	Technology	Key Features
1G (1970–1980s)	14.4 Kbps	AMPS,NMT, TACS	Voice only services
2G (1990 to 2000)	9.6/ 14.4 Kbps	TDMA,CDMA	Voice and Data services
2.5G to 2.75G (2001-2004)	171.2 Kbps 20-40 Kbps	GPRS	Voice, Data and web mobile internet, low speed streaming services and email services.
3G (2004-2005)	3.1 Mbps 500- 700 Kbps	CDMA2000 (1xRTT, EVDO) UMTS and EDGE	Voice, Data, Multimedia, support for smart phone applications, faster web browsing, video calling and TV streaming.
3.5G (2006-2010)	14.4 Mbps 1- 3 Mbps	HSPA	All the services from 3G network with enhanced speed and more mobility.
4G (2010 onwards)	100-300 Mbps. 3-5 Mbps 100 Mbps (Wi-Fi)	WiMax, LTE and Wi-Fi	High speed, high quality voice over IP, HD multimedia streaming, 3D gamming, HD video conferencing and worldwide roaming.
5G (Expecting at the end of 2019)	1 to 10 Gbps	LTE advanced schemes, OMA and NOMA	Super fast mobile internet, low latency network for mission critical applications, Internet of Things, security and surveillance, HD multimedia streaming, autonomous driving, smart healthcare applications.



www.rfpage.com

What's so special in 5G



- Frequency bands sub-6GHz and 28GHz
- 5G small cell
 - Qorvo and Peregrine Semi are offering solutions using SOI technology.
 - Average power of 5-6 W
 - Lower power will limit the coverage area of small cells, restricting its use in cities.
- Solution GaN technology
 - Enables high power modules for data transmission.

6G?

- Research on 6G
- Applications
 - Artificial Intelligence (AI)
 - Extended Reality (XR)
 - Automation
 - Robotics
- 6G requires massive performance improvements as compared to 5G.
- 5G speed 20 Gbps and frequencies up to 100 GHz
- 6G 1000 Gbps and may utilize frequencies up to 3 THz



GaN Properties

	Si	GaAs	4H-SiC	GaN
E_g (eV)	1.1	1.42	3.26	3.39
n_i (cm ⁻³)	1.5×10 ¹⁰	1.5×10 ⁶	8.2×10 ⁻⁹	1.9×10 ⁻¹⁰
Er	11.8	13.1	10	9.0
μ_n (cm ² /Vs)	1350	8500	700	1200(Bulk) 2000(2DEG)
vsat (107cm/s)	1.0	1.0	2.0	2.5
Ebr (MV/cm)	0.3	0.4	3.0	3.3
Θ(W/cm K)	1.5	0.43	3.3-4.5	1.3
$JM = \frac{E_{br}v_{sat}}{2\pi}$	1	2.7	20	27.5

Johnson's figure of —

merit (rel. to Si)

Comparison of Material Properties & respective FoMs





[1] U. K. Mishra et al., Proc. IEEE, 96 (2), [2008]

OT TE [2] M. A. Briere, Tech. Rep., International Rectifier, Dec. [2008]

GaN Attractions & Avenues



8

Contents



Contents







Nanolab: Characterization and Modeling Capabilities

About Nanolab
Hardware Capabilities
EDA Capabilities

About Nanolab: Some Stats

Funding

- Government Agencies
- Industry Partners
- Compact Model Coalition (CMC)

					Public	ations
	2020	2019	2018	2017	2016	2015
Books		1				1
Journal	16	14	20	19	18	9
Conference	9	15	19	11	30	30



- **Current Members**
- Postdoc 5
- Ph.D. 27
- Ten PhDs graduated

About Nanolab: Collaborations



About Nanolab: Areas of Research



Atomistic Simulation

Strong compute and storage infrastructure for atomistic simulations - paving the way for first principle studies of materials. Research topics include materials like VO2, V2O5, black phosphoros, TMDs like MoS2, phosphorene, borophene among many others.



SPICE/Compact Modeling

Strong collaboration with the industry in terms of model development. Working closely with UC Berkeley to maintain and develop the BSIM standard models. Out ASM-HEMT model for GaN-HEMTs was recently recognized as an industry standard by the Compact Model Coalition (CMC)



DC and RF Device Characterization

State-of-the-art equipment for DC and RF characterization of packaged and on-wafer devices. High power measurement capabilities coupled with pulsed IV/RF and load pull systems allow for characterizations of higher level circuits like power amplifiers.



RF Circuit Design

Hardware and software capabilities to design and implement prototypes for RF circuits. Power Amplifier and Low Noise Amplifier design using advanced device technologies.

Hardware Capabilities I





Keysight Semiconductor Device Analyzer (B1500A) Measurement capabilities:

- IV, CV, pulse/dynamic IV range of 0.1 fA 1 A / 0.5 μV 200 V
- Evaluation of devices, materials, semiconductors, active/passive components
- AC capacitance measurement in multi frequency from 1 kHz to 5 MHz
- Pulsed IV measurement min 10 ns gate pulse width with 2 ns rise and fall times with 1 µs current measurement resolution

Maury Microwaves/AMCAD AM3221

- Bipolar ±25V/1A (gate) and high-voltage 250V/30A (drain) models
- Pulse widths down to 200ns
- Synchronized pulsed S-parameter measurements
- Connect systems in series for synchronizing 3+ pulsed channels
- Long pulses into the tens and hundreds of seconds for trapping and thermal characterization

Hardware Capabilities II



Keysight ENA (E5071C) 100KHz to 8.5 GHz

- 9 kHz to 4.5/6.5/8.5/14/20 GHz
- 2- or 4-port, 50-ohm, S-parameter test set
- Improve accuracy, yield and margins with wide dynamic range 130 dB, fast measurement speed 8ms and excellent temperature stability 0.005 dB/°C

Keysight PNA-X (N5244A) 10 MHz to 43.5 GHz

- High Frequency Device Characterization (Microwave Network Analyzer)
- 100Khz to 8.5 GHz and 10 MHz to 43.5 GHz
- 2-port and 4-ports with two built-in sources
- High output power (+16 dBm)
- Best dynamic accuracy: 0.1 dB compression with +15 dBm input power at the receiver
- Low noise floor of -111 dBm at 10 Hz IF bandwidth

Hardware Capabilities III

Keysight Power Device Characterization System: B1505

- Power device characterization up to 1500 A & 10 kV
- Medium current measurement with high voltage bias (e.g. 500 mA at 1200 V)
- μΩ on-resistance measurement capability
- Accurate, sub-picoamp level, current measurement at high voltage bias
- Fully automated Capacitance measurement at up to 3000 V of DC bias
- High power pulsed measurements down to 10 µs
- High voltage/high current fast switch option to characterize GaN current collapse effect
- Fully automated thermal testing from -5<u>0 °C to +250 °C</u>

			Table L
10 100 000	10.5		
100 11 100 100 100 100 100	The last state		
The See	East East Michigan (72) Michigan Michigan (72) Michigan Michigan (72) Michigan Michigan (72) Michigan	Deve D Receite	
	Exchenced Strength	Carles Claim & States	



Keysight N8975B Noise Figure Analyzer

- Frequency range 10 MHz to 26.5 GHz in a one-box solution
- Includes Spectrum Analyzer and IQ Analyzer (Basic) modes
- SNS series noise source N4002A
- U7227C 100 MHz to 26.5 GHz External USB Preamplifier included

Load Pull Characterization

Maury Load Pull Characterization system

- A fundamental passive load pull system capable of performing load pull characterization up to 15W.
- XT982GL01 0.6 to 18 GHz Load tuner
- Plan to expand to a 3 harmonic hybrid load pull system soon.



Thermal Noise Characterization



EDA Capabilities







High-Frequency Characterization

High-Frequency Characterization

- We seek to model the linear (small-signal) behavior of a device subject to a high-frequency test signal
- Such behavior is typically summarized by the N-port network parameters of the device
 - Impedance parameters (Z-Parameters)
 - Admittance parameters (Y-Parameters)
 - Hybrid parameters (H-Parameters)
 - Scattering parameters (S-Parameters)

• Focus on 2-port networks, which we can measure with our lab equipment

Network Analysis basics



Network Analysis basics contd.

- Z-, Y-, and H-Parameters are an abstraction at high frequencies since voltages, currents, and impedances can not be measured in a direct manner
 - Desired quantities are non-unique for non-TEM modes of propagation
 - Require perfect open and short circuits which are difficult to achieve
- S-Parameters are preferred because they are based on the concept of incident, reflected, and transmitted waves which are more easily measured at high frequencies in terms of amplitude and phase angle of the various waves
- Typically deal with 2-port network parameters for transistor compact modeling work

110GHz S-Parameter Measurement System



RF GSG probes





Excellent tip visibility Infinity Probe contacting Silicon RF device



Small contact marks enable contact to small pads



- Calibration of measurement setup required to account for parasitics associated with connection of VNA to a DUT
 - Connection results in additional losses, reflective discontinuities, & phase shifts
- 4-port S' matrix implies 16 error terms
 - Passive nature of error network implies that it is reciprocal such that transmission terms are equal and a 12-term error model suffices to describe the S' matrix

Calibration contd.

- Calibration achieved by measuring known standards located at DUT reference planes (probe tips for on-wafer measurements, and applying algorithms to determine the 12 error terms)
- Several calibration techniques available
 - Open-Short
 - SOLT (Short-Open-Load-Thru)
 - SOLR (Short-Open-Load-Reciprocal)
 - TRL (Thru-Reflect-Line)
 - LRM/LRRM (Line-Reflect-Match/Line-Reflect-Reflect-Match)
- Different standards required for different techniques, but, in general, standards must be precise with very low, known parasitics
- A special Impedance Standard Substrate (ISS) with precisely defined standards is used
 - Typically use SOLT even for 110GHz measurements

Impedance Standard Substrate

(Pitch: 100 - 250 um, Configuration: Ground-Signal-Ground)

P/N: 101-190, S/N:



Impedance Standard Substrate contd.



S-parameter measurement

• S-parameters measured using vector network analyzer (VNA) (e.g. Agilent E5071C ENA with frequency range of 100 kHz-8.5 GHz) AU ADVARDED. THE Restor And and Advanced in case of the local diversion of the local divers

- De-embedding
 - Use de-embedding to remove parasitics
 - Probe/wire parasitics are de-embedded using calibration substrate
 - Pads to device parasitics are de-embedded using OPEN-SHORT de-embedding

De-embedding



 Even with calibration, reference planes are still not at the boundaries of the intrinsic device due to on-wafer test structure interconnects (probe pads, transmission lines, ground planes, etc.)

 Must measure additional on-wafer test structures to calibrate out (de-embed) the remaining parasitics

De-embedding contd.

- Most common on-wafer de-embedding technique is the OPEN-SHORT method where
 - OPEN test structure is designed to represent the parallel (G) parasitics
 - SHORT test structure is designed to represent the series (Z) parasitics
- De-embedding results are valid if OPEN, SHORT, and DUT are linear and time invariant (LTI) in nature
 - OPEN and SHORT are passive and, thus LTI
 - DUT is LTI if it behaves linearly with applied input power care must be taken in choosing power level for S-Parameter measurements

Open-Short De-embedding



De-embedding contd.

- OPEN-SHORT De-embedding Method:
 - 1. Measure the S-parameters of the DUT embedded in the padset (S_{meas}) .
 - 2. Measure the S-parameters of the OPEN and SHORT de-embedding standards (S_{open} and S_{short} , respectively).
 - 3. Convert S_{open} and S_{short} to Y-parameters (Y_{open} and Y_{short} , respectively). Subtract Y_{open} from Y_{short} to yield Y'_{short} (the Y-parameters of the short standard with the parallel capacitive and resistive contribution from the pads and substrate removed).
 - 4. Convert Y'_{short} to Z'_{short}. Z'_{short} now represents the combined network consisting of the three series impedances (Z1, Z2, and Z3).
 - 5. Convert S_{meas} to Y_{meas} and subtract Y_{open} from it. This yields Y'_{meas} (the Y-parameters of the DUT with the parallel capacitive and resistive contribution from the pads and substrate removed). Convert Y'_{meas} to Z'_{meas} which still contains the series impedances associated with Z1, Z2, and Z3 in addition to the desired DUT terminal characteristics.
 - 6. Subtract Z' short from Z' meas to yield Z'' meas (the Z-parameters of the DUT in the absence of all padset parasitics) and finally, convert Z'' meas back into fully padset corrected S-parameters (S'' meas) for analysis of the DUT terminal characteristics.

Contents






An introduction to ASM-HEMT

About ASM-HEMT and its core
Extraction flow
Other models incorporated into the core
Geometric Scaling

A brief history of HEMT models

FET Models	Approx. Number of Parameters	Electrothermal (Rth-Cth) Model	Geometry Scalability Built-In	Original Device Context
Curtice3 [12]	59	No	No	GaAs MESFET
Motorola Electrothermal (MET) [25]	62	Yes	Yes	LD MOSFET
CMC (Curtice/ Modelithics/Cree) [26]	55	Yes	Yes	LD MOSFET
BSIMSOI3 [24]	191	Yes	Yes	SOI MOSFET
CFET [5]	48	Yes	Yes	HEMT
EEHEMT [13]	71	No	Yes	HEMT
Angelov [14]	80	Yes	No	HEMT/MESFET
Angelov GaN [11]	90	Yes	No	HEMT
Auriga [4]	100	Yes	Yes	HEMT

Various classes of compact models



Advanced SPICE Model for GaN HEMTs (ASM-HEMT)



www.iitk.ac.in/asm

ASM-HEMT Team @ IIT Kanpur



ASM-HEMT: Summary



ASM-HEMT: Core Model



	Core model Farameters		
Parameter	Description	Extracted Value	
V _{OFF}	Cutoff Voltage	-2.86 V	
N _{FACTOR}	Subthreshold Slope Factor	0.202	
C _{DSCD}	SS Degradation Factor	$0.325 V^{-1}$	
η_0	DIBL Parameter	0.117	
U ₀	Low Field Mobility	33.29 mm ² /Vs	
N _{S0ACCS}	AR 2DEG Density	$1.9e + 17 / m^2$	
V _{SATACCS}	AR saturation velocity	157.6e + 3 cm/s	
R_{TH0}	Thermal Resistance	22 Ω	

Core Model Parameters

Real Device Effects Incorporated into the Model

Core drain current expression

$$I_{ds} = \frac{\mu_{eff}}{\sqrt{1 + \theta_{sat}^2 \psi_{ds}^2}} \frac{W}{L} C_g N_f \left[V_{go} - \left(\frac{\psi_s + \psi_d}{2} \right) + V_{th} \right] \times \psi_{ds}$$

1 S. A. Ahsan et al., IEEE J. Electron Devices Society, Sep., [2017]

Extraction Flow I



Extraction Flow II



[1] S. A. Ahsan et al., MOS-AK Workshop, Shanghai, [2016]

Extraction from Id-Vg curves



1] S. A. Ahsan et al., IEEE J. Electron Devices Society, Sep., [2017] Start with $I_d - V_g$ characteristics in the log scale

ETA0 – DIBL Parameter

NFACTOR – Sub-threshold slope parameter

CDSCD – Captures the drain voltage dependence on the subthreshold slope.

VOFF – Cut-Off Voltage

 $I_d - V_g$ characteristics in the linear scale

U0 – Low field mobility

UA, UB – Mobility degradation parameters

Extraction from Id-Vd curves



1] S. A. Ahsan et al., IEEE J. Electron Devices Society, Sep., [2017]

$I_d - V_d \text{ characteristics}$ VSAT - Velocity saturation parameter UA, UB - Mobility degradation parametersAccess Region Parameters extracted from $I_d - V_d$ characteristics: NS0ACCS(D) - 2DEG density in the access region. VSATACCS - Saturation velocity in the access region. U0ACCS(D) - Low field mobility in the access region.

UOACCS(D) independently tunes the access region resistance around Vds = 0 and helps extract g_{ds} at that point.

Bias-dependent access region resistance model: Overview





$$I_{acc} = Q_{acc} \cdot v_s = Q_{acc} \cdot v_{sat} \cdot \frac{V_R / V_{Rsat}}{\left[1 + \left(\frac{V_R}{V_{Rsat}}\right)^{\gamma}\right]^{\frac{1}{\gamma}}}$$

$$R_{d/s} = \frac{V_R}{I_{acc}} = \frac{R_{d0/s0}}{\left[1 - \left(\frac{I_d}{I_{acc,sat}}\right)^{\gamma}\right]^{\frac{1}{\gamma}}}$$

$$I_{ds,acc} = \frac{R_c}{W \cdot N_f} + \frac{L_{acc}}{W \cdot N_f \cdot q \cdot N_{S0ACCS} \cdot U_{0ACCS}} \times \left(1 - \left(\frac{I_{ds}}{W \cdot N_f \cdot N_{S0ACCS} \cdot V_{SATACCS}}\right)^2\right)^{-1/2}$$



Nonlinear variation of source/ drain access resistances with Ids extracted from TCAD simulation and comparison with model.

1) S. Ghosh et al., IEEE International Conference on Electron Devices and Solid-State Circuits (EDSSC), [2016]

Bias-dependent access region resistance model: Results



Id - Vg and trans-conductance for the Toshiba power HEMT. Different slopes above Voff in gm-Vg: self-heating governs the first slope while velocity saturation in access region affects second slope.



Ids-Vds and reverse Ids-Vds fitting with experimental data. The non-linear Rs/d model shows correct behavior for the higher Vg curves in the Id - Vd plot; the S-P based model can accurately capture the reverse output characteristics.

1) S. Ghosh et al., IEEE International Conference on Electron Devices and Solid-State Circuits (EDSSC), [2016]

Bias-dependent access region resistance model: Temperature scaling

The temperature dependence of $R_{d/s}$ model is extremely important as it increases significantly with increasing temperature

Temperature dependence of 2-DEG charge density in the drain or source side access region:

$$n_{s0}(T) = NS0ACC \cdot \left(1 - KNS0 \cdot \left(\frac{T}{TNOM} - 1\right)\right)$$

Temperature dependence of Saturation Velocity:

$$V_{sat}(T) = VSATACCS \cdot [1 + ATS(T - TNOM)]$$

Temperature dependence of electron Mobility:

$$\mu_{acc}(T) = U0ACC \cdot \left(\frac{T}{TNOM}\right)^{UTEACC}$$

1) S. Ghosh et al., IEEE International Conference on Electron Devices and Solid-State Circuits (EDSSC), [2016]



ASM-HEMT: Temperature scaling results



1) S. Ghosh et al., IEEE International Conference on Electron Devices and Solid-State Circuits (EDSSC), [2016] ASM-HEMT features a robust temperature scaling model which has been validated across a broad range of device temperatures.

$$V_{off,DIBL}(T) = V_{off,DIBL} - \left(\frac{T_{dev}}{T_{NOM}} - 1\right) \cdot \mathbf{KT1} + TRAPVOFF \\ \cdot vcap + voff_{trap}$$

$$U0(T) = U0 \cdot \left(\frac{T_{dev}}{T_{NOM}}\right)^{UTE}$$

$$VSAT(T) = VSAT \cdot \left(\frac{T_{dev}}{T_{NOM}}\right)^{m}$$



Geometric Scaling I

Charges/Capacitances

$$\begin{split} Q_g &= \frac{C_g L W}{V_{g0} - \psi_m + V_{tv}} [V_{g0}^2 + \frac{1}{3} (\psi_d^2 + \psi_s^2 + \psi_d \psi_s) - V_{g0} (\psi_d + \psi_s - V_{tv}) - V_{tv} \psi_m] \\ Q_d &= -\frac{C_g L W}{120 (V_{g0} - \psi_m + V_{tv})^2} [12 \psi_d^3 + 8 \psi_s^3 + \psi_s^2 (16 \psi_d - 5 (V_{tv} + 8 V_{g0})) \\ &\quad + 2 \psi_s (12 \psi_d^2 - 5 \psi_d (5 V_{tv} + 8 V_{g0}) + 10 (V_{tv} + V_{g0}) (V_{tv} + 4 V_{g0})) \\ &\quad + 15 \psi_d^2 (3 V_{tv} + 4 V_{g0}) - 60 V_{g0} (V_{tv} + V_{g0})^2 \\ &\quad + 20 \psi_d (V_{tv} + V_{g0}) (2 V_{tv} + 5 V_{g0})] \end{split}$$

Current Scaling

$$I_d = \frac{W}{L} \mu C_g (V_g 0 - \psi_m + V_{th}) \psi_{ds}$$

Where
$$\psi_m = (\psi_d + \psi_s)/2$$
, $\psi_d s = (\psi_d - \psi_s)$

Access Region Resistance Scaling

$$\begin{split} R_{source} = & \frac{RSC(T)}{W \cdot NF} + TRAPRS \cdot vcap \\ &+ \frac{LSG}{W \cdot NF \cdot q \cdot NS0ACCS(T) \cdot U0ACCS(T)} \\ &\cdot \left(1 - \left(\frac{I_{ds}}{I_{sut,source}}\right)^{MEXPACCS}\right)^{\overline{MEXPACCS}} \end{split}$$

where

 $I_{sat,source} = W \cdot NF \cdot NS0ACCS(T) \cdot VSATACCS(T)$

$$\begin{split} R_{drain} = & \frac{RDC(T)}{W \cdot NF} + TRAPRD \cdot vcap + R_{trap}(T) + ron_{trap} \\ & + \frac{LDG}{W \cdot NF \cdot q \cdot NS0ACCD(T) \cdot U0ACCD(T)} \\ & \cdot \left(1 - \left(\frac{I_{ds}}{I_{sat,source}}\right)^{MEXPACCD}\right)^{\frac{-1}{MEXPACCD}} \end{split}$$

where $I_{sat,drain} = W \cdot NF \cdot NS0ACCD(T) \cdot VSATACCS(T)$

Geometric Scaling II

Thermal Noise and Flicker Noise Scaling

$$\begin{split} S_{if}(f) = & \frac{k_B T}{W L^2 f^{EF}} \frac{I_{DS}^2 K_r}{C_g^2} \Big[NOIAV_{th} C_g \left(\frac{1}{Q_{ch,d}} - \frac{1}{Q_{ch,s}} \right) \\ &+ (NOIA + NOIBV_{th} C_g) ln \left(\frac{Q_{ch,d}}{Q_{ch,s}} \right) \\ &+ (NOIB + NOICV_{th} C_g) (-Q_{ch,d} + Q_{ch,s}) + \frac{NOIC}{2} (Q_{ch,d}^2 - Q_{ch,s}^2) \Big] \end{split}$$

$$S_{it} = \frac{4k_B T_{dev}}{I_D L_{eff}^2} \left(\mu_{eff,sat} W q C_g \right)^2 \left(V_{go}^2 \psi_{ds} + \frac{\psi_d^3 - \psi_s^3}{3} - V_{go} \left(\psi_d^2 - \psi_s^2 \right) \right)$$

Gate Current Scaling

$$\begin{split} I_{gs} &= W \cdot L \cdot NF \cdot \left[IGSDIO + \left(\frac{T_{dev}}{TNOM} - 1 \right) \cdot KTGS \right] \left[exp \left\{ \frac{V_{gs}}{NJGS \cdot K_B \cdot T_{dev}} \right\} - 1 \right] \\ I_{gd} &= W \cdot L \cdot NF \cdot \left[IGDDIO + \left(\frac{T_{dev}}{TNOM} - 1 \right) \cdot KTGD \right] \left[exp \left\{ \frac{V_{gd}}{NJGD \cdot K_B \cdot T_{dev}} \right\} - 1 \right] \end{split}$$

Contents







Modeling Power Devices using ASM-HEMT

– Modeling DC – Modeling field plates Model comparison with a mixed mode device

Modeling DC: Room Temperature Output Characteristics



Modeling DC: Room Temperature Reverse Output Characteristics



[E+0]

Id.S

Ia.m

Modeling DC: Room Temperature Transfer Characteristics



Modeling DC: Room Temperature IV – Log Scale



Modeling DC: Output Characteristics @ T=-20°C



Modeling DC: Reverse Output Characteristics @ T=-20°C



Modeling DC: Transfer Characteristics @ T=-20°C

The model scales accurately to sub-zero temperatures.



Transfer Characteristics @ T=-20°C





Transfer Characteristics (Log) (a) T=-20°C

Derivative of Transconductance (a) T=-20°C

vg [E+0]

Modeling DC: IV Characteristics @ T=100°C



Modeling DC: Reverse Output Characteristics @ T=150°C



Modeling field plates: Structure



Field plates flatten out the peak in the electric field caused by the sudden drop in potential at the gate edge. TCAD showing field fluctuations leading to a distributed field inside the device.



A Gate Field Plate (GFP) and a Source Field Plate (SFP) structure modeled as transistors in series.





1) S. A. Ahsan et al., IEEE Transactions on Electron Devices (Special Issue), [2017]

Dual FP GaN HEMT DUT



[1] S. A. Ahsan et al., IEEE Trans. Electron Devices, 63 (2), [2016] tute of Technology Kanpur

Modeling field plates: Trends w.r.t Drain Voltage



1] S. A. Ahsan et al., IEEE Transactions on Electron Devices (Special Issue), [2017]

Field Plate Models: Trends w.r.t temperature



1) S. A. Ahsan et al., IEEE Transactions on Electron Devices (Special Issue), [2017]

Mixed mode TCAD circuit using ATLAS



- Schematic for Mixed-mode simulation using the numerical GaN FP device generated in Atlas.
- The FP-HEMT is put as the DUT with 17 V and 0 V pulses of 1 MHz at gate.
- The pulse has a pulse-width of 480 ns 20 ns rise and fall times.
- Supply voltage of 50 V is chosen to capture the maximum effect of cross coupling capacitances on switching transients while an inductive load is put at the drain.

1) S. A. Ahsan et al., IEEE Transactions on Electron Devices (Special Issue), [2017]

Voltage waveforms





Turn-on by switching applied gate signal from 7 V to 0 V (Mixed-mode vs Model)

1) S. A. Ahsan et al., IEEE Transactions on Electron Devices (Special Issue), [2017]

The model accurately predicts drain overshoots due to LC ringing, Miller plateaus due to accurate prediction in sharing of the gate drive current to charge Cgs and Cgd and the associated gate-drain charge, and the damping of the oscillations.



Turn-off by switching applied gate signal from 0 V to $\boxtimes~7$ V, keeping applied drain voltage fixed at 50 V (FP vs No



Turn-off by switching applied gate signal from 0 V to 10 7 V, keeping applied drain voltage fixed at 50 V (Mixed-mode vs Model)

Current Waveforms



Comparison of modeled time-domain waveforms during turn-off with and without cross-coupling and substrate capacitances.

Solid lines = Cross-Coupling(CC) and substrate model included Dotted lines = CC and substrate model excluded.



Turn-on by switching applied gate signal from § 7 V to 0 V (Mixed-mode vs Model)



Turn-off by switching applied gate signal from 0 V to 10 7 V, keeping applied drain voltage fixed at 50 V (Mixedmode vs Model)

1) S. A. Ahsan et al., IEEE Transactions on Electron Devices (Special Issue), [2017]

Contents







Modeling RF Devices using ASM-HEMT

- Extracting DC Parameters
 - RF Model Extraction
 - Large signal simulations
 - Load Pull Simulations
Extracting DC Parameters



1] S. A. Ahsan et al., IEEE J. Electron Devices Society, Sep., [2017]

RF Model & Extraction I

Three step methodology

- De-embed manifolds
- Extract the intrinsic core model Using low frequency Y-parameters
- Extract Inductances Using high frequency Y-parameters

Model

- Core surface potential based PDK
- Access region resistances included in core
- Bus-inductances in extrinsics





Device Layout

Pad-level Small Signal Equivalent Circuit Model

1 S. A. Ahsan et al., IEEE J. Electron Devices Society, Sep., [2017] Nanolab, Indian Institute of Technology Kanpur

RF Model & Extraction II: Pad Parasitics

Manifolds/Pads

- Used to probe the device

 R_{XMF}

 L_{XMF}

 C_{XMF}

- Feed the signal to gate, drain & source bus-inductances
- Measurements obtained using TRL Calibration

 R_{XMF}

 C_{XMF}

- Transmission line type model
- Reciprocal (may/may not be symmetric)
- De-embedded using "deembed" s2p components in ADS

LXMF

 C_{XMF}



Symmetric network used for GMF/DMF



 R_{SMF}

L_{SMF} g

1] S. A. Ahsan et al., IEEE J. Electron Devices Society, Sep., [2017] Nanolab, Indian Institute of Technology Kanpur

RF Model & Extraction III: Bus Inductances

$$Y_{11} = \frac{\omega^2 C_{gg}^2 R_g}{1 + \omega^2 C_{gg}^2 R_g^2} + \frac{j\omega C_{gg}}{1 + \omega^2 C_{gg}^2 R_g^2}$$

$$Y_{12} = -\frac{\omega^2 C_{gd} C_{gg} R_g}{1 + \omega^2 C_{gg}^2 R_g^2} - \frac{j\omega C_{gd}}{1 + \omega^2 C_{gg}^2 R_g^2}$$

$$Y_{21} = \frac{g_m - \omega^2 C_{gd} C_{gg} R_g}{1 + \omega^2 C_{gg}^2 R_g^2} - \frac{j\omega (C_{gd} + g_m C_{gg} R_g)}{1 + \omega^2 C_{gg}^2 R_g^2}$$

$$Y_{22} = g_{ds} + \frac{\omega^2 (C_{gs} C_{gd} R_g + R_g C_{gd} C_{gg} (1 + g_m R_g))}{1 + \omega^2 C_{gg}^2 R_g^2}$$

$$Y_{22} = g_{ds} + \frac{\omega^2 (C_{gs} C_{gd} R_g + R_g C_{gd} C_{gg} (1 + g_m R_g))}{1 + \omega^2 C_{gg}^2 R_g^2}$$

$$(Y_{22} = g_{ds} + \frac{\omega^2 (C_{gs} C_{gd} R_g + R_g C_{gd} C_{gg} (1 + g_m R_g))}{1 + \omega^2 C_{gg}^2 R_g^2}$$

$$(Y_{22} = g_{ds} + \frac{j\omega C_{gd} (1 + g_m R_g) + j\omega^3 C_{gs} C_{gd} C_{gg} R_g^2}{1 + \omega^2 C_{gg}^2 R_g^2}$$

$$(Y_{22} = g_{ds} + \frac{j\omega C_{gd} (1 + g_m R_g) + j\omega^3 C_{gs} C_{gd} C_{gg} R_g^2}{1 + \omega^2 C_{gg}^2 R_g^2}$$

$$(Int[Y_{11}] + Im[Y_{12}])/\omega - Im[Y_{12}]/\omega - Im[Y_{12}]/\omega - C_{gd} (1 + g_m R_g)]$$

$$(Int[Y_{11}] + Im[Y_{12}])/\omega - Im[Y_{12}]/\omega - C_{gd} (1 + g_m R_g)]$$

Fitting core model parameters using ADS



Bus Inductance fitting



Resonant peaks due to interaction of inductances with intrinsic capacitances



1] S. A. Ahsan et al., IEEE J. Electron Devices Society, Sep., [2017]

Large Signal HB Simulations



Harmonic balance drive-up characteristics showing Pout, PAE & Gain

500 S Voltage (100 20 300 15 200 Drain-Source 10nt (mA 100 20 60 80 100 120 140 160 180 200 40 0 Time (ps) 1.0 Load-line 0.8-Drain Current (A) 0.6-0.4 0.2 -0.2 20 25 15 0 5 10

Drain Voltage (V)

Time domain waveforms of drain voltage & current. Load line contours spanning the IV plane

1) S. A. Ahsan et al., IEEE J. Electron Devices Society, Sep., [2017]

Validation – Real and Imaginary Loads



1] S. A. Ahsan et al., IEEE J. Electron Devices Society, Sep., [2017]

Load Pull simulations using ASM-HEMT



Pout & PAE load pull contours for 10 mA/mm

= 10 mA/mm

ld

Pout & PAE load pull contours for 100 mA/mm

Id = 100 mA/mm

1] S. A. Ahsan et al., IEEE J. Electron Devices Society, Sep., [2017]

Id = 10 mA/mm

Id = 100 mA/mm

Contents







Characterizing Self Heating and its Modeling

– Self heating Model

- Characterization

Self-Heating Model



Self-Heating Effect

- The self-heating circuit is defined in a thermal discipline.
- For the thermal discipline, power is the equivalent of "current" and temperature is the equivalent of "voltage"

Under these conditions, applying KCL on the thermal subcircuit, we have:

$$P(R_{th}) = \frac{Temp(R_{th})}{RTH0}$$

$$P(R_{th}) = \frac{d}{dt} (Temp(R_{th}) \cdot CTH0)$$

Characterization

- $T_{J1} = T_{NOM,1} + R_{th} \times P_{diss1}$
- $T_{J2} = T_{NOM,2} + R_{th} \times P_{diss2}$

At the intersection point: $T_{J1} = T_{J2}$ And $P_{diss2} = 0$ (Pulsed at (0,0))

 $\Rightarrow R_{th} = \Delta T_{NOM} / \Delta P_{diss}$

With the ASM-HEMT model, the parameter **RTHO** is tuned till the simulated intersection point overlaps with the measured intersection point after thermal parameters like **UTE**, **AT** and **KT1** have been extracted.

Our model has been recently implemented in Keysight ICCAP.

1) T. Peyretaillade et al.,1997 IEEE MTT-S International Microwave Symposium Digest, Denver, CO, USA, 1997. doi: 10.1109/MWSYM.1997.596619.



Contents







Trapping models in ASM-HEMT

- Trapping Models in ASM-HEMT

- Extraction using pulsed measurements

Trapping Models in ASM-HEMT: TRAPMOD



- Dependent on drain voltage only
- Bias-dependent and bias-independent options
- Scales with signal power levels
- Suitable for RF
- Affects threshold voltage, DIBL, AR Resistance.

 $V_{OFF}(Trap) = V_{OFF} + (ATRAPVOFF + BTRAPVOFF \cdot e^{-V_{Cap}})$

$$R_{S}(Trap) = R_{S} + (ATRAPRS + BTRAPRS \cdot e^{-\frac{1}{V_{cap}}})$$

 $R_D(Trap) = R_D + (ATRAPRD + BTRAPRD \cdot e^{-\frac{1}{V_{cap}}})$

 $\eta_0(Trap) = \eta_0 + (ATRAPETA0 + BTRAPETA0 \cdot e^{-\overline{V_{cap}}})$



Trapping Models in ASM-HEMT: TRAPMOD II



Key highlights

- Dependent on both gate and drain voltages
- Modulates just the drain side access region resistance
- Suitable for PIV simulation
- Affects threshold voltage, DIBL, Subthreshold Slope, AR Resistance.

 $V_{OFF}(Trap) = V_{OFF} + (V_{OFFTR} \cdot V_{trap2})$ $\eta_0(Trap) = \eta_0 + (\eta_{0TR} \cdot V_{trap2})$ $C_{DSCD}(Trap) = C_{DSCD} + (C_{DSCDTR} \cdot V_{trap2})$ $R_{ds}(Trap) = R_{ds} - (R_{TR1} \cdot V_{trap1}) + (R_{TR2} \cdot V_{trap2})$

Trapping Models in ASM-HEMT: TRAPMOD III



Key highlights

- Dependent on both gate and drain voltages
- Modulates just the drain side access region resistance for dynamic Ron
- Suitable for simulating Power Devices
- Incorporates temperature dependence.

$$R_D(Trap) = R_D + \frac{V(trap1)}{VATRAP} \cdot \left(\frac{T_{dev}}{T_{NOM}}\right)^{TALPHA}$$

Extraction using pulsed measurements



Pulsed-IV Scheme used to simulate the P-IV Characteristics

Pulsed IV characterization in dual-pulse mode at a pulse frequency of 1000 Hz with a duty-cycle of 0.02 % is performed under multiple quiescent drain and gate bias conditions such that both the gate and the drain voltages are pulsed simultaneously from the quiescent bias point.
The pulse width of 200 ns and the measurement window of 40 ns within these 200 ns is short enough to ensure isothermal and iso-dynamic measurement of the pulsed-IV characteristics.



Pulsed – IV chacteristics for multiple quiescent conditions – using TRAPMOD II





Our Recent Works

Modeling the Impact of Dynamic Fin-width on the I–V, C–V and <u>RF Characteristics of GaN Fin–HEMTs</u>

- New model handles the effective width of the 2DEG channel by considering its depletion due to the presence of gates on the sidewalls of the fin.
- ASM-HEMT models 2DEG while BSIM-CMG models the bias-dependent width-modulation due to the sidewalls.



Fig. 4. Schematic of the GaN Fin–HEMT (cross section along gate). The gate covers the fin up-to a depth of *H*_{tin} in the GaN buffer. Also shown is the modeling approach of treating the structure as two transistors in parallel-the 2DEG portion (shown in yellow) using the ASM-HEMT model and the remaining part between the fin walls (shown in blue) using the BSIM-CMG model.

Fig. 5. Flowchart summarizing the modeling strategy adopted in this article. The purpose of the smoothing functions is to prevent any discontinuities in the model, ensuring model convergence and robustness.

START

Apply Terminal Voltages

A. U. H. Pampori, S. A. Ahsan, and Y. S. Chauhan, "<u>Modeling the Impact of Dynamic Fin-</u> width on the I–V, C–V and RF Characteristics of GaN Fin–HEMTs", IEEE Transactions on Electron Devices, Vol. 65, Issue 5, pp. 2275-2281, May 2022.



Fig. 13. Small-signal model used to simulate the S-parameters of the device. The bias-dependent and parasitic capacitances are modeled as part of the ASM-HEMT and BSIM-CMG models. The *RC* sections used at the gate and drain provide a rough approximation for the manifolds in the absence of any de-embedding data.



1.0 90* 105° 751 1.8 120' 0.5 1.6 1.4 135° **\$11 Measured** V VVVV 1.2 1 0.8 S22 Measured 150° - S11 Model - S22 Model 0.2 5.0 0.6 0.4 0.2 0 MAG (S21/512) 165* 15* 180° 02 0.5 10 -20 0.2 (b) (a)0,4 195* 345* 0.6 V S21 Measured S12 Measured 0.2 0.8 -S21 Model 1 330* 210* -S12 Model 12 1.4 225° 315° 1.6 2.0 18 240* 300* 255° 285° 270° -1.0

Fig. 12. S-parameter validation of the model in the frequency range of 1–40 GHz for the device defined in Section II-B. (a) Modeled reflection S-parameters S_{11} and S_{22} show a perfect overlap with the measured data. Additional sub-circuits were added to the small-signal model to compensate for the manifolds in the device. (b) Modeled transfer S-Parameters S_{12} and S_{21} have been scaled by a factor of 2.5 and 0.6, respectively, to fit them on a single chart. Both S_{12} and S_{21} show a decent fit at low frequencies. The mismatch at high frequencies can be attributed to the lack of any de-embedding data, the measurements [28] have been shown as symbols and the model is denoted by lines.

Fig. 6. Subthreshold characteristics with fin-width scaling. The measurements [4] are shown as symbols. The shift in threshold voltage and current levels is accurately captured using the modified $V_{\text{th,eff}}$ and μ_{eff} expressions. The dotted lines represent the output without the width-depletion model. The kinks in the subthreshold slope at lower fin-widths are modeled using the depletion effect. All curves are for a drain voltage of 0.1 V.

A Geometry-scalable model for self-heating in GaN HEMTs





Fig. 1: (a) The output characteristics at $V_g = 0 V$ for all four gate peripheries are not captured with existing self-heating model in ASM-HEMT. (b) DC and PIV output characteristics at $V_g = 0 V$ for all four gate peripheries. Lines represent PIV measurements and symbols represent DC measurements. (c) R_{th} calculated using the coincidence method for all four gate peripheries and (d) DC output characteristics at $V_g = 0 V$ for all four gate peripheries after implementing the self-heating model.

R. Dangi, A. Pampori, P. Kushwaha, E. Yadav, S. Sinha, and Y. S. Chauhan, "A geometry-scalable SPICE compact model for self-heating in GaN HEMTs", 80th Device Research Conference (DRC), Ohio, USA, June, 2022.



Fig. 2: The transfer characteristics are accurately captured by the revised model for device peripheries (WxNF): (a) $4 \times 100 \ \mu m$ (b) $4 \times 125 \ \mu m$ (c) $6 \times 100 \ \mu m$ and (d) $8 \times 100 \ \mu m$.



Fig. 3: The output characteristics are accurately captured by the revised model for device peripheries (WxNF): (a) $4 \times 100 \ \mu m$ (b) $4 \times 125 \ \mu m$ (c) $6 \times 100 \ \mu m$ and (d) $8 \times 100 \ \mu m$.

S-parameter validation for different gate peripheries



Fig. 4: The model is able to capture the RF characteristics from 1 GHz to 8 GHz with high fidelity at $V_d = 20 V$ for different gate peripheries (WxNF): (a) $4 \times 100 \ \mu m$ (b) $4 \times 125 \ \mu m$ (c) $6 \times 100 \ \mu m$ and (d) $8 \times 100 \ \mu m$.

A Width-Scalable SPICE Model of GaN-HEMTs for X-band Applications



Fig. 2: (a)-(b) Current - Voltage (IDS - VDS) characteristics at VGS = -7V to -1V. Fig. 3: Model parameters (UA, ETA0, and VOFF) calculated for different gate step = 0.5V for different gate widths (c)-(d) Current - Voltage $(I_{DS} - V_{GS})$ widths. characteristics at $V_{DS} = 0$ V to 30 V for different gate widths. With increasing device width, the measured data (symbols) cannot be captured by the existing ASM-HEMT model (lines). A larger deviation can be noticed between measured and modeled characteristics where the relative width difference is high between the devices (i.e., 200×10 µm and 250×10 µm).

M. H. Ansari, R. Dangi, A. Pampori, P. Kushwaha, E. Yadav, S. Sinha, and Y. S. Chauhan, "A Width-Scalable SPICE Model of GaN-HEMTs for X-band RF Applications", IEEE Electron Devices Technology and Manufacturing Conference (EDTM), Seoul, Korea, Mar. 2023.

W x NF = 200 x 10

W x NF = 220 x 10

W x NF = 250 x 10

(3)

VOFF

Width scalability for large gate peripheries



Fig. 4: Current - Voltage $(I_{DS} - V_{GS})$ and transconductance characteristics at $V_{DS} = 0$ V to 30 V for different gate widths. The measured data (symbols) is well captured using the updated ASM-HEMT model (lines).



Fig. 5: Current - Voltage ($I_{DS} - V_{DS}$) characteristics at $V_{GS} = -7$ V to -1 V, step = 0.5 V for different gate widths. The measured data (symbols) is well captured using the updated ASM-HEMT model (lines).

Small and large signal RF validation for different gate peripheries



Fig. 6: Measured (symbols) and simulated (lines) S-parameters at V_{DS} = 30 V, V_{GS} = -3.25 V, -3.75 V and freq = 0.5 GHz to 43.5 GHz for (a) $W \times NF = 200 \times 10$ μm (b) $W \times NF = 220 \times 10 \ \mu m$ (c) $W \times NF = 250 \times 10 \ \mu m$. S₂₁ has been scaled with a suitable number to improve visibility.



Fig. 7: Measured (symbols) and simulated (lines) values of Gain, Pout, and PAE for different device widths obtained for large-signal simulations at (a) 9 GHz, V_{GS} = -3.5 V and V_{DS} = 20 V (b) 9 GHz, V_{GS} = -3.5 V and V_{DS} = 30 V (c) 9.6 GHz, V_{GS} = -3.3 V and V_{DS} = 30 V.

Modeling of Bias-Dependent Effective Velocity and Its Impact on Saturation Transconductance in AlGaN/GaN HEMTs

- There is progressive decrease in the saturation velocity in GaN HEMTs with increasing Vgs.
- This is predominantly due to the scattering of electrons, forming the high-density 2DEG, by optical phonons at high overdrive voltages.
- This dependence differs from the traditional mobility degradation models.





Fig. 3. v_{eff} and n_s as extracted from the model for the 2 μ m × 100 μ m device after fitting, plotted against V_g . The dependence of v_{eff} on n_s (blue projection) follows a similar trend as in [30].

The difference in the modeled slope (colored areas) increases with increasing drain bias. This is overcome by considering a bias-dependent v_{eff}.

V, (V)

A. U. H. Pampori, S. A. Ahsan, R. Dangi, U. Goyal, S. K. Tomar, M. Mishra and Y. S. Chauhan, "<u>Modeling of Bias Dependent Effective Velocity and its</u> <u>Impact on Saturation Transconductance in AlGaN/GaN HEMTs</u>", IEEE Transactions on Electron Devices, Vol. 68, Issue 7, pp. 3302 - 3307, July 2021.

(mS)



Fig. 5. (a) Transfer I–V characteristics of a 200 µm × 2 µm device. The drain voltage was swept from 50 mV to 6 V with a step of 1 V. (b) Model is able to closely follow the changes in the slopes of the gm characteristics. The dotted and dashed lines represent the minimum and maximum volt. extracted from the model, used independently,

V (V)

-2

[(a) Vd = 10 mV, (b) Vd = 5V, and (c) Vd = 10V] and multiple gate bias conditions [-6 (OFF-state) to -2 (Class A bias) with a step of 1 V]. Symbols – measurement, model – lines. S21 for 5 and 10 V has been scaled by a factor of 4.5.

Device size: 2 μ m × 100 μ m.

5.0j



Fig. 7. $|H_{21}|$ plotted against frequency to evaluate f_T for the 2 μ m × 100 μ m device. The dotted line represents the unity gain. The inset represents the change in f_T with increasing gate bias. Measured data are represented using symbols, while the model is represented using lines.

Fig. 8. Model is closely able to follow the trends in f_T at low gate voltages (where v_{eff} is higher), as well as at high gate voltages (where v_{eff} is lower). Data are shown for the 2 μ m × 100 μ m device.

Modeling Cryogenic effects in GaN HEMTs



Fig. 3: Measurement (Symbols) and Simulated (Solid lines): (a) Threshold voltage dependence on temperature down to cryogenic temperatures (b) Measurement [17]: $I_{DS} - V_{GS}$ characteristics at V_{DS} = 0.5V. (c) $I_{DS} - V_{GS}$ characteristics at V_{DS} = 5V for DUT. Log scale show decrease and saturation of SS at low temperatures and negative V_{TH} shift



Fig. 4: Measurement (Symbols) [17] and Simulated (Solid lines) for V_{GS} values shown in legends: (a) $I_{DS} - V_{DS}$ characteristics at 4.2K (b) $I_{DS} - V_{DS}$ characteristics at 300K (c) $I_{DS} - V_{DS}$ characteristics at temperature values shown in legends at V_{GS} of 1V. The plot shows maximum current level difference and change in R_{ON} .

M. S. Nazir, P. Kushwaha, A. Pampori, S. A. Ahsan, and Y. S. Chauhan, "<u>Electrical Characterization and Modeling of GaN HEMTs at Cryogenic</u> <u>Temperatures</u>", IEEE Transactions on Electron Devices, Vol. 69, Issue 11, November 2022.

Kink effect at cryogenic temperatures



Fig: Measurement (Symbols) and Simulated (Solid lines) for V_{GS} values shown in legends: (a) $I_{DS} - V_{DS}$ characteristics at 10K with observable kink (b) $I_{DS} - V_{DS}$ characteristics at 60K with observable kink (c) $I_{DS} - V_{DS}$ characteristics at 300K with no significant kink.

 $V_{KINK} = k_m \cdot V_{k,s} \cdot V_{k,t}$ Final expression for v_{TH} with inclusion of kink is $V_{TH,K} = V_{TH} - \alpha_k V_{KINK}$

 $r_{H,K} = v_{TH} - \alpha_k v_{KINK}$

Kink effect at 3 different biases and temperatures



Fig: Measurement (Symbols) and Simulated (Solid lines) for VDS values shown in legends: VDS = 5V denotes the pre-kink region and VDS = (15V and 20V) denote the post-kink region (a) IDS - VGS characteristics at 10K. (b) IDS - VGS characteristics at 60K. (c) IDS - VGS characteristics at 300K with no significant kink observed.

RF Switch Modeling



Figure. (a) Die micrograph of the 0.5 um node, 10 x 100 um dual- gate depletion-mode GaN-on-Si switch. (b) The equivalent small-signal model of the dual-gate GaN switch device. The intrinsic model is shown in red and the parasitic components are shown in blue. Elements with 'i' subscripts denote intrinsic capacitances, 'fr' subscripts denote fringing capacitances and p subscripts denote parasitic elements.

IV and RF modeling for dual-gate GaN Switch





Figure 2. Model extraction results for the 0.5 μm node, 10 × 100 μm dual-gate depletion-mode GaN-on-Si switch, showing the (a) Transfer Characteristics and (b) Output Characteristics. Device characterization was limited to a DC current of 400mA.

Figure 3. (a) Reflection and (b) Transmission S-Parameters of the 0.5 μm node, 10 × 100 μm dual-gate switch in the common-gate mode from 500 MHz to 20 GHz with the parasitic network embedded. Gate bias was swept from -20V to 0V with a step of 0.5V at $V_{ds} = 0V$.

Small signal model including parasitic components



 $C_{gd,fr} = W \cdot NF \cdot (CGDO - CGDL \cdot \sqrt{1e^{-6} + Vdse^2} - CGDL2H \cdot Vdse^{2N} - CGDL3H \cdot Vdse^{3N})$ (3)

Figure 4. The equivalent π -network of the parasitic components shown in Fig. 1(b). The real part of the series components is used to extract R_p while the imaginary part gives L_p at high frequencies. C_p is extracted from the shunt branch at low frequencies.

Modeling harmonics and insertion loss for a switch



Figure 5. (a) The impact of the developed model on the OFF-state $(V_{gs} = -9V)$ harmonics is clearly observed. The dotted line represents the standard ASM-HEMT model while the solid lines represent the new Harmonic Distortion (HD) sub-model. (b) Insertion Loss for the measured device vs. the extracted model. V_{gs} is swept from -20V to 0V in steps of 0.5V.





GaN TRANSISTOR MODELING FOR RF AND POWER ELECTRONICS USING THE ASM-HEMT MODEL



ELSEVIER

YOGESH SINGH CHAUHAN AHTISHAM UL HAQ PAMPORI SHEIKH AAMIR AHSAN







Related Publications

S. Khandelwal, Y. S. Chauhan, T. A. Fjeldly, S. Ghosh, A. Pampori, D. Mahajan, R. Dangi, and S. A. Ahsan, "ASM GaN: Industry Standard
Model for GaN RF and Power Devices - Part-I: DC, CV, and RF Model", IEEE Transactions on Electron Devices, 2019.
S. A. Albahrani, D. Mahajan, J. Hodges, Y. S. Chauhan, and S. Khandelwal, "ASM GaN: Industry Model for GaN RF and Power Devices - Part-
II: Modeling of Charge Trapping", IEEE Transactions on Electron Devices, 2019.
A. Pampori, S. A. Ahsan, S. Ghosh, S. Khandelwal, and Y. S. Chauhan, "Physics-based Compact Modeling of MSM-2DEG GaN-based
Varactors for THz Applications", IEEE Electron Devices Technology and Manufacturing Conference (EDTM), Kobe, Japan, Mar. 2018.
S. A. Ahsan, A. Pampori, S. Ghosh, S. Khandelwal, and Y. S. Chauhan, " <u>A New Small-signal Parameter Extraction Technique for large gate-</u>
periphery GaN HEMTs", IEEE Microwave and Wireless Components Letters, Vol. 27, Issue 10, Oct. 2017.
S. A. Ahsan, S. Ghosh, S. Khandelwal, and Y. S. Chauhan, "Physics-based Multi-bias RF Large-Signal GaN HEMT Modeling and Parameter
Extraction Flow", IEEE Journal of the Electron Devices Society, Vol. 5, Issue 5, Sept. 2017.
S. A. Ahsan, S. Ghosh, S. Khandelwal, and Y. S. Chauhan, "Pole-Zero Approach to Analyze and Model the Kink in Gain-Frequency Plot of
GaN HEMTs", IEEE Microwave and Wireless Components Letters, Vol. 27, Issue 3, Mar. 2017.
S. A. Ahsan, S. Ghosh, S. Khandelwal, and Y. S. Chauhan, "Analysis and Modeling of Cross-Coupling and Substrate Capacitance in GaN
HEMTs for Power-Electronic Applications", IEEE Transactions on Electron Devices (Special Issue), Vol. 64, Issue 3, Mar. 2017.
S. Ghosh, S. A. Ahsan, S. Khandelwal, A. Pampori, R. Dangi, and Y. S. Chauhan, "Physics Based Analysis and Modeling of Capacitances in a
Dual Field Plated Power GaN HEMT", International Workshop on Physics of Semiconductor Devices (IWPSD), Delhi, India, Dec. 2017.
S. A. Ahsan, S. Ghosh, S. Khandelwal, A. Pampori, R. Dangi, and Y. S. Chauhan, " <u>A Scalable Physics-based RF Large Signal Model for Multi-</u>
Finger GaN HEMTs", International Workshop on Physics of Semiconductor Devices (IWPSD), Delhi, India, Dec. 2017.
S. Khandelwal, S. Ghosh, S. A. Ahsan and Y. S. Chauhan, "Dependence of GaN HEMT AM/AM and AM/PM Non-Linearity on AlGaN Barrier
Layer Thickness", IEEE Asia Pacific Microwave Conference (APMC), Kuala Lumpur, Malaysia, Nov. 2017.

11	S. A. Ahsan, S. Ghosh, S. Khandelwal and Y. S. Chauhan, " <u>Surface-potential-based Gate-periphery-scalable Small-signal Model for GaN</u> <u>HEMTs</u> ", IEEE Compound Semiconductor IC Symposium (CSICS), Miami, USA, Oct. 2017.
12	S. A. Ahsan, S. Ghosh, A. Dasgupta, K. Sharma, S. Khandelwal, and Y. S. Chauhan, " <u>Capacitance Modeling in Dual Field Plate Power GaN</u> <u>HEMT for Accurate Switching Behaviour</u> ", IEEE Transactions on Electron Devices, Vol. 63, Issue 2, Feb. 2016.
13	S. Ghosh, S. A. Ahsan, A. Dasgupta, S. Khandelwal, and Y. S. Chauhan, " <u>GaN HEMT Modeling for Power and RF Applications using ASM-</u> <u>HEMT</u> ", IEEE International Conference on Emerging Electronics (ICEE), Mumbai, India, Dec. 2016.
14	S. Ghosh, A. Dasgupta, A. K. Dutta, S. Khandelwal, and Y. S. Chauhan, " <u>Physics based Modeling of Gate Current including Fowler-</u> <u>Nordheim Tunneling in GaN HEMT</u> ", IEEE International Conference on Emerging Electronics (ICEE), Mumbai, India, Dec. 2016.
15	S. A. Ahsan, S. Ghosh, S. Khandelwal, and Y. S. Chauhan, " <u>Statistical Simulation for GaN HEMT Large Signal RF performance using a</u> <u>Physics-based Model</u> ", IEEE International Conference on Emerging Electronics (ICEE), Mumbai, India, Dec. 2016.
16	A. Dasgupta, S. Ghosh, S. A. Ahsan, S. Khandelwal, N. Defrance, and Y. S. Chauhan, " <u>Modeling DC, RF and Noise behavior of GaN HEMTs</u> <u>using ASM-HEMT Compact Model</u> ", IEEE International Microwave and RF Conference (IMaRC), Delhi, India, Dec. 2016.
17	S. Ghosh, S. A. Ahsan, S. Khandelwal and Y. S. Chauhan, " <u>Modeling of Source/Drain Access Resistances and their Temperature</u> <u>Dependence in GaN HEMTs</u> ", IEEE Conference on Electron Devices and Solid-State Circuits (EDSSC), Hong Kong, Aug. 2016.
18	S. A. Ahsan, S. Ghosh, S. Khandelwal and Y. S. Chauhan, " <u>Modeling of Kink-Effect in RF Behaviour of GaN HEMTs using ASM-HEMT Model</u> ", IEEE Conference on Electron Devices and Solid-State Circuits (EDSSC), Hong Kong, Aug. 2016.
19	R. Nune, A. Anurag, S. Anand and Y. S. Chauhan, " <u>Comparative Analysis of Power Density in Si MOSFET and GaN HEMT based Flyback</u> <u>Converters</u> ", IEEE International Conference on Compatibility and Power Electronics, Bydgoszcz, Poland, June 2016.
20	S. Ghosh, A. Dasgupta, S. Khandelwal, S. Agnihotri, and Y. S. Chauhan, " <u>Surface-Potential-Based Compact Modeling of Gate Current in</u> <u>AIGaN/GaN HEMTs</u> ", IEEE Transactions on Electron Devices, Vol. 62, Issue 2, Feb. 2015.

21	S. Agnihotri, S. Ghosh, A. Dasgupta, A. Ahsan, S. Khandewal, and Y. S. Chauhan, " <u>Modeling of Trapping Effects in GaN HEMTs</u> ", IEEE India Conference (INDICON), New Delhi, India, Dec. 2015.
22	S. Ghosh, S. Agnihotri, S. A. Ahsan, S. Khandelwal, and Y. S. Chauhan, " <u>Analysis and Modeling of Trapping Effects in RF GaN HEMTs under</u> <u>Pulsed Conditions</u> ", International Workshop on Physics of Semiconductor Devices (IWPSD), Bangalore, India, Dec. 2015.
23	K. Sharma, S. Ghosh, A. Dasgupta, S. A. Ahsan, S. Khandelwal, and Y. S. Chauhan, " <u>Capacitance Analysis of Field Plated GaN HEMT</u> ", International Workshop on Physics of Semiconductor Devices (IWPSD), Bangalore, India, Dec. 2015.
24	S. A. Ahsan, S. Ghosh, J. Bandarupalli, S. Khandelwal, and Y. S. Chauhan, " <u>Physics based large signal modeling for RF performance of GaN</u> <u>HEMTs</u> ", International Workshop on Physics of Semiconductor Devices (IWPSD), Bangalore, India, Dec. 2015.
25	S. A. Ahsan, S. Ghosh, K. Sharma, A. Dasgupta, S. Khandelwal, and Y. S. Chauhan, " <u>Capacitance Modeling of a GaN HEMT with Gate and</u> <u>Source Field Plates</u> ", IEEE International Symposium on Compound Semiconductors (ISCS), Santa Barbara, USA, June 2015
26	A. Dasgupta, S. Ghosh, S. Khandelwal, and Y. S. Chauhan, " <u>ASM-HEMT: Compact model for GaN HEMTs</u> ", IEEE Conference on Electron Devices and Solid-State Circuits (EDSSC), Singapore, June 2015.
27	K. Sharma, A. Dasgupta, S. Ghosh, S. A. Ahsan, S. Khandelwal, and Y. S. Chauhan, " <u>Effect of Access Region and Field Plate on Capacitance</u> <u>behavior of GaN HEMT</u> ", IEEE Conference on Electron Devices and Solid-State Circuits (EDSSC), Singapore, June 2015.
28	C. Yadav, P. Kushwaha, S. Khandelwal, J. P. Duarte, Y. S. Chauhan, and C. Hu, " <u>Modeling of GaN based Normally-off FinFET</u> ", IEEE Electron Device Letters, Vol. 35, Issue 6, June 2014.
29	C. Yadav, P. Kushwaha, H. Agarwal, and Y. S. Chauhan, " <u>Threshold Voltage Modeling of GaN Based Normally-Off Tri-gate Transistor</u> ", IEEE India Conference (INDICON), Pune, India, Dec. 2014.
30	S. Khandelwal, C. Yadav, S. Agnihotri, Y. S. Chauhan, A. Curutchet, T. Zimmer, JC. Dejaeger, N. Defrance and T. A. Fjeldly, " <u>A Robust</u> <u>Surface-Potential-Based Compact Model for GaN HEMT IC Design</u> ", IEEE Transactions on Electron Devices, Vol. 60, Issue 10, Oct. 2013.

31 S. Agnihotri, S. Ghosh, A. Dasgupta, S. Khandewal, and Y. S. Chauhan, "<u>A Surface Potential based Model for GaN HEMTs</u>", IEEE PrimeAsia, Visakhapatnam, Dec. 2013.

32 S. Khandelwal, Y. S. Chauhan, and T. A. Fjeldly, "<u>Analytical Modeling of Surface-Potential and Intrinsic Charges in AlGaN/GaN HEMT</u> <u>Devices</u>", IEEE Transactions on Electron Devices, Vol 59, Issue 8, Oct. 2012.





Thank You!

Questions