



State-of-the-Art Silicon Very Large Scale Integrated Circuits: Industrial Face of Nanotechnology

Michael Shur

Rensselaer Polytechnic Institute

Troy, NY 12180, USA

January 21, 2021

Outline


2

- **Silicon VLSI: State of the art, emerging problems and cost**
- **New counter intuitive physics of VLSI**
- **Sub-THz and THz Si CMOS**
- **Thin Film Transistors**
- **Conclusions**

Ekimov, A. I., Efros, A. L., & Onushchenko, A. A. (1985). Quantum size effect in semiconductor microcrystals. Solid State Communications, 56(11), 921-924

3

FIRST PAPER ON NANOTECHNOLOGY (1985)



QUANTUM SIZE EFFECT IN SEMICONDUCTOR MICROCRYSTALS

A.I. Ekimov, A.L. Efros, A.A. Onushchenko

Lofte Physico-technical Institute, Leningrad, 194021, USSR

(Received 9 September 1985 by V.M. Agranovich)

A growth technique of the semiconductor microcrystals in a glassy dielectric matrix has been developed. This technique permits to vary the size of the grown microcrystals in a controlled manner from some tens to thousands of angstroms. The size dependence of absorption spectra of a number of I-VII and II-VI compounds grown by this technique have been studied. The size of the microcrystals being decreased, a considerable short-wave-length shift of the exciton line and the fundamental absorption edge has been observed. This phenomenon is due to the size quantization of the free carrier and exciton energy spectrum in the microcrystals.

Size effects in semiconductors have attracted much attention within the last few years. They were studied in quasi-two-dimensional structures grown by molecular beam epitaxy¹, as well as in three-dimensional microcrystals prepared by the substrate evaporation technique². In this paper we report the discovery and a spectroscopic study of a new class of objects that exhibits size effects - three dimensional microcrystals of semiconductor compounds grown in a transparent dielectric matrix.

1. Microcrystal growth

Microcrystals were grown in a multicomponent silicate glass in which the semiconductor phase of the concentration of about 1% was dissolved during the synthesis³. At the secondary heat treatment of the glass samples, nucleation and growth of semiconductor microcrystals occurred as a result of a diffusive phase decomposition of the supersaturated solid solution. Fig. 1 shows experimental dependence of the average radius \bar{R} of CdS and CuCl microcrystals as a function of the heat time for a number of temperatures. Values of the average radius of micro-




Fig. 1. Dependence of the average radius \bar{R} of the CdS and CuCl microcrystals vs heat time t at various temperatures of heat treatment.

Nanotechnology: 40,900,000 entries on GOOGLE

4

Definition: 100 nm or smaller

nan·o·tech·nol·o·gy











/,nanō,tek'näləjē/ 

noun

the branch of technology that deals with dimensions and tolerances of less than 100 nanometers, especially the manipulation of individual atoms and molecules.













Just a Few of Scores of Nanotechnology Journals

5



Just a Few of Scores of Nanotechnology Books

6



JANUS - A Two Faced Greek God of Beginning and Passages

7


Industrial face of
Nanotechnology



Research face of
Nanotechnology

NANOSIZES

8



Toward 2 nm

9



TSMC is already on track to develop 2nm node, while 3nm planned for 2022

April 27, 2020 by David

<https://optocrypto.com/tsmc-2nm-node-process-3nm-2022/>

Patent filed 1926

10


Jan. 28, 1930.

J. E. LILIENFELD

1,745,175


METHOD AND APPARATUS FOR CONTROLLING ELECTRIC CURRENTS

Filed Oct. 8, 1926






Field Effect Transistor n-MOSFET and p-MOSFET

11



Integrated circuit chip designed by Noble Prize winner Jack Kirby of TI (1958).

12




By Source, Fair use,
<https://en.wikipedia.org/w/index.php?curid=34183097>

MOSFET Types


13

From <http://www.suggestkeyword.com/ZmV0ICB0cmFuc2lzdG9y/>



FROM MOSFET TO ALL AROUND GATE

14



From M. S. Shur, Terahertz Plasmonic Technology, IEEE Sensors Journal, Invited, DOI: 10.1109/JSEN.2020.3022809

Minimum Transistor size

15

Silicon unit cell 0.543 nm (9 unit cells for 5 nm)

Silicon –Silicon Dioxide interface 0.7 nm



Silicon-Silicon Dioxide layer 1 nm



Ferdinand Hodler, Swiss (March 14, 1853 – May 19, 1918)

Band diagram in the direction perpendicular to the channel



16



(b)


Idealized MOSFET I-Vs

17



Charge Control Concept

18




Schematic cross-section of an n-channel MOSFET. The asymmetry in the shape of the depletion region is caused by the applied drain bias.

$$Q = C V$$

Band Diagram for Subthreshold Regime

19



UNIFIED CHARGE CONTROL MODEL

20

$$V_{GT} - V_F = \eta V_{th} \ln\left(\frac{n_s}{n_o}\right) + a(n_s - n_o)$$


where V_F is the quasi-Fermi potential measured relative to the Fermi potential at the source side of the channel ($V_F = 0$ at the source side of the channel and $V_F = V_{DS}$ at the drain side), η is the ideality factor in the subthreshold region,

V_{th} is the thermal voltage, and $a = q/c_a$ where

$c_a = \frac{\epsilon_j}{d_j + \Delta d}$ is the effective gate capacitance per unit area above the threshold (when the gate voltage swing $V_{GT} \gg V_{th}$).



Current saturation

21



Current-Voltage Characteristics


22



From X. Liu, T. Ytterdal, V. Yu. Kachorovskii, and M. S. Shur, Compact terahertz SPICE/ADS model, IEEE Transactions on Electron Devices, Volume: 66, Issue:6, pp. 2496-2501, June 2019, DOI: 10.1109/TED.2019.2911485


Equivalent Circuit

23





Multi segment THz SPICE

24








From X. Liu, T. Ytterdal, V. Yu. Kachorovskii, and M. S. Shur, Compact terahertz SPICE/ADS model, IEEE Transactions on Electron Devices, Volume: 66, Issue:6, pp. 2496-2501, June 2019, DOI: 10.1109/TED.2019.2911485



AIM-SPICE


25






CMOS

26

p-well CMOS



n-well CMOS







twin well CMOS

Silicon On Insulator


p-n junction isolation

27



CMOS INVERTER


28



From M. S. Shur, Physics of Semiconductor devices, Prentice Hall, 1990)

Output Voltage And Crossbar Current

29



Other FETs

30

BICMOS

HFETs

a-Si TFTs

poly-Si TFTs

MOS Controlled Thyristors


Vertical FETs

Ballistic FETs


NERFETs

SCALING

31




Interconnects and Contacts Problems



From ITRS and Mark Bohr (Intel)
Figure from IBM

Minimum Feature Size (1971 - 2020)

33



Four cents per gigabyte

35



1TB Micro Memory Card

by Generic

★★★★☆ 13 customer reviews

Best Deal

Price: **\$39.97** & **FREE Shipping**

Pay ~~\$39.97~~ \$0.00 after using available A

Note: Not eligible for Amazon Prime.

- XC MICRO MEMORY CARD WITH ADAI
- CLASS 10
- PLUG & PLAY SUPPORTS ANDROID, V
- USPS SAME DAY SHIPPING

[Compare with similar items](#)

New (2) from \$39.97 & FREE shipping.

[Report incorrect product information.](#)




"Alexa, where's my stuff"
Track your orders with A

Making MOSFETs

36


- Step 1: Logic Design (Boolean algebra)
- Step 2: Circuit Design
- Step 3: Layout Design
- Step 4 Mask Making
- Step 5 Fabrication
- Step 6: Wafer Probing, Scribing and dicing
- Step 7: Die Attachment, Wire Bonding, Encapsulation
- Step 8: Testing



Fabrication

37

- Oxidation
 - ▣ Dry: lower rate; higher quality
 - ▣ Wet: higher rate; lower quality
- Deposition
- Implantation/diffusion
- Etch (dry and wet etch)



Photolithography

38

- Covers of the substrate with photoresist
- Selectively expose using masks (70 to 90 masks)
- Develops the photoresist to define the patterns

$$C_D \approx k_1 \frac{2\lambda f}{nD}$$

C_D – critical dimension


k_1 – process related factor (~ 0.4)

λ – wavelength of light

n – index of refraction


D – lens diameter

f – f-number



Using UV light

39



EUV Laser

40



J. Hruska ,EUV Integration at 5nm Still Risky, With Major Problems to Solve, 3/6/2018, <https://www.extremetech.com/>


Global Foundries Stops All 7nm Development: To Focus on Specialized Processes

41



**20 billion
dollars
invested by
Mudalaba
Investment
Company,
Abu Dhabi**

ROADMAP TO 3-NM



Evolutionary scaling down to 130 nm

43

□ 130 nm


Motorola PowerPC 7447 and 7457 2002




90 nm and below strained Si-SiGe to increase mobility

44

Up to 4.17% lattice mismatch




S. Deora, A. Paul, R. Bijesh, J. Huang, G. Klimeck, G. Bersuker, et al. Intrinsic reliability improvement in biaxially strained SiGe p-MOSFETs IEEE Electron Dev Lett, 32 (3) (2011), pp. 255-257



K.-W. Ang, J. Lin, C.-H. Tung, N. Balasubramanian, G. S. Samudra and Y. C. Yeo, IEEE Trans. ED, Vol. 55, pp. 850-857 (2008)


65 nm down to 20 nm High K dielectric

45





1998 coaxial HD FET (FINFET prototype)

46




Ji.-Q. Lu, M. J. Hurt, W. C. B. Peatman, and M. S. Shur, Heterodimensional Field Effect Transistors for Ultra Low Power Applications, GaAs IC Symposium 20-th Annual Technical Digest, Atlanta, Georgia, 98CH36260, pp. 187-190 (1998)



W. C. B. Peatman, R. Tsai, R. M. Weikle, II, and M. S. Shur, Microwave Operation of Multi-Channel 2-D MESFET, Electronics Letters, Vol. 34, No. 10, pp. 1029-1030, 14 May, 1998

24 nm down to 7 nm: FINFET

47



W. Stillman, C. Donais, S. Romyantsev, M. Shur, D. Veksler, C. Hobbs, C. Smith, G. Bersuker, W. Taylor and R. Jammy, Silicon FIN FETs as detectors of terahertz and sub-terahertz radiation, *International Journal of High Speed Electronics and Systems*, vol. 20, No. 1, pp. 27-42 March (2011)

First FINFET 1999: Huang, X. et al. (1999) "Sub 50-nm FinFET: PMOS" International Electron Devices Meeting Technical Digest, p. 67. December 5–8, 1999.

INTEL: 10 nm in iPhone X

48




Image: Intel

From Rachel Cortland, posted 30 March 2017
<https://spectrum.ieee.org/nanoclast/semiconductors/processors/intel-now-packs-100-million-transistors-in-each-square-millimeter>

5 nm to 3 nm: All Around FET


49



FIRST PROPOSED in 1998: Ji.-Q. Lu, M. J. Hurt, W. C. B. Peatman, and M. S. Shur, Heterodimensional Field Effect Transistors for Ultra Low Power Applications, GaAs IC Symposium 20-th Annual Technical Digest, Atlanta, Georgia, 98CH36260, pp. 187-190 (1998)

Who is left at 7 nm?

50



Renesas					
SMIC					
Toshiba					
Fujitsu					
TI					
Panasonic	Panasonic				
STM	STM				
UMC	UMC				
IBM	IBM	IBM			
GF	GF	GF	GF		
Samsung	Samsung	Samsung	Samsung	Samsung	Samsung
TSMC	TSMC	TSMC	TSMC	TSMC	TSMC
Intel	Intel	Intel	Intel	Intel	Intel
45 nm/40 nm	32 nm/28 nm	22 nm/20 nm	16 nm/14 nm	10 nm	7 nm

Number of Transistors Per 1US\$


51

Shrinking chips

Number and length of transistors bought per \$


130 nm/\$

2.4 M



Chip Design Cost in Millions of US\$ versus technology node in nm

52




Collision Dominated, Overshoot, and Ballistic Transport

53



Collision dominated

M. Shur, EL. Lett.
Vol. 12, 615 (1976))

Velocity



Field




$$v = \sqrt{\frac{2qEx}{m}}$$

DC Ballistic mobility

54

Transit time L/v

A. A. Kastalsky and M. S. Shur, *Conductance of Small Semiconductor Devices*, Solid State Comm. Vol. 39, No. 6, p. 715-718 (1981)



$$\mu_{bal} = \frac{e\tau_{eff}}{m}; \quad \tau_{eff} = \alpha \frac{L}{v}; \quad \mu_{bal} = \alpha \frac{eL}{mv}$$



Values of constant α and thermal and Fermi velocities for 2D and 3D geometries (see Eq. (1)). k_B is the Boltzmann constant, T is temperature (K).

Geometry	Degenerate	Non-degenerate
2D	$\alpha = \frac{2}{\pi}$ $v_F = \frac{\hbar}{m} \sqrt{2\pi n_s}$ [8]	$\alpha = \frac{1}{2}$ $v_{th} = \left(\frac{\pi k_B T}{2m} \right)^{1/2}$ [4]
3D	$\alpha = 3/4$ $v_F = \frac{\hbar}{m} (3\pi^2 n_s)^{3/4}$	$\alpha = \frac{2}{\pi}$ $v_{th} = \left(\frac{8k_B T}{\pi m} \right)^{1/2}$ [3]

From: A. P. Dmitriev and M. S. Shur, *Ballistic admittance: Periodic variation with frequency*, Appl. Phys. Lett, 89, 142102, (2006);

Ballistic mobility in Si: proportional to length

55




Data from W. Knap, F. Teppe, Y. Meziani, N. Dyakonova, J. Lusakowski, F. Bouef, T. Skotnicki, D. Maude, S. Romyantsev and M. S. Shur, Appl. Phys. Lett, Vol. 85, No 4, pp. 675-677 (2004)

D. Antoniadis, IEEE Transactions on Electron Dev. Vol. 63, No 7, pp. 2650 – 2656 (2016)

Speed is in the femtosecond range

56




ELECTRON TRANSPORT

- Collision dominated
- Ballistic
- Viscous regime

$$\frac{1}{\tau_r} = Re \frac{1}{2} \left[- \left(\frac{1}{\tau} + \frac{\pi^2 v}{4L^2} \right) + \sqrt{\left(\frac{1}{\tau} + \frac{\pi^2 v}{4L^2} \right)^2 - \frac{\pi^2 s^2}{L^2}} \right]$$

Spatial decay of overdamped plasma waves


57



A. Gutin, S. Nahar, M. Hella, and M. Shur, Modeling Terahertz Plasmonic Si FETs With SPICE, IEEE Trans. on Terahertz Science and Technology, issue 99. Pp. 1-5, (2013)

Si CMOS operate in THz range

58



From International Technology Roadmap for Semiconductors (ITRS) <http://public.itrs.net>

Problems to solve and Applications


59

Problem	Solution	Benefits
Foundry models work up to 30 GHz for technology that works up to 300 GHz or higher	Use, improve, and maintain THz SPICE validated by foundry models	Dramatically reduced design cost, more efficient robust design, for sub-THz range using Si technology
THz applications are limited by technology cost	Use 22 nm and under Si technology and decrease the design cost	Multibillion market in <u>THz communications, robotics. Sensing, IoT, security, biomedicine</u> <u>Education, industrial control, VLSI testing</u>


Conventional SPICE and THz SPICE

60


Conventional SPICE




THz SPICE




Modeling and Simulation of Advanced Semiconductor Devices




Device Physics




Monte Carlo Modeling




Modeling of Electronic/ Photonic VLSI



Modeling for Device Optimization




Modeling for Device Design



Modeling for New THz Devices

THz Applications

62



From T. Otsuji and M.S. Shur, Terahertz Plasmonics. Good results and great expectations, IEEE Microwave Journal October 2014

Cyber security problem?

63

Super Micro China super spy chip super scandal: US Homeland Security, UK spies back Amazon, Apple denials

Officials: Not saying Bloomberg was wrong, we just believe biz saying Bloomberg was wrong

By [Richard Chirgwin](#) 8 Oct 2018 at 06:01


90  SHARE ▼



UPDATED UK spymasters and US Homeland Security officials have supported Western tech companies' denials that Chinese agents were able to smuggle hidden surveillance chips into Super Micro servers.


THz testing of VLSI

64




Testing VLSI under bias



Conventional THz testing



MMIC under test



Plasmonic signals at pins



Virgin


Damaged

Sources S. S. Romyantsev, A. Muraviev, S. Rudin, G. Rupper, M. Reed, J. Suarez and M. Shur, Terahertz Beam Testing of Millimeter Wave Monolithic Integrated Circuits, IEEE Sensors Journal, IEEE Sensors J., Vol. 17, No. Sep. 1, pp. 5487-5490 (2017)

THIN FILM TRANSISTORS


Mobility gap between Si and TFTs is shrinks.

67




TFT Field Effect Mobility

68




New Materials Enable High Mobility TFTs

69







Large Area Inexpensive Flexible Electronics (LIFE)



Electronic Clothing, Paper, Jewelry, Signs,
"Sensitive Skin" for robots, vehicles and smart wall paper

Actual Implementation (up to 250 m x 30 m DISPLAYS)

71



Pixel speed depends linearly on mobility but inversely with the square of channel length

High aspect L^2/t ratio

$$t_{pixel} \approx \frac{L^2}{\mu (V_0 - V_1)}$$

High resolution
→ 40 nm line width

→ sub-micron features with 4 levels and 5:1 aspect ratio

House-built R2R coating & imprinting machine

(Throughput rate = 5 m/min)

Conclusions

72

- **Overcoming numerous technology challenging industrial nanotechnology is reaching 3 nm technology and planning a 1 nm node but only 3 companies reached the 7 nm node**
- **Astronomical cost of chip design should be reduced by accounting for new ballistic/plasmonic physics**
- **Si CMOS technology enabled sub-THz and THz technology**
- **This film transistors shrink the performance gap with Si CMOS reaching dimensions < 50 nm at 2 m x 2 m sizes**

Acknowledgment

73

This work was made possible by Army Research Laboratory under ARL MSME Alliance (Project Manager Dr. Meredith Reed), by Army Research Office (Program Manager Dr. Joe Qiu) and by Office of Naval Research (Project Manager Dr. Paul Maki)



Special thanks to NRL for 2016 ,
2018, 2019, 2020 Distinguished
Faculty Summer Fellowships

