

State-of-the-Art Silicon Very Large Scale Integrated Circuits: Industrial Face of Nanotechnology

Michael Shur Rensselaer Polytechnic Institute Troy, NY 12180, USA

January 21, 2021

Outline

- Silicon VLSI: State of the art, emerging problems and cost
- New counter intuitive physics of VLSI
- Sub-THz and THz Si CMOS
- Thin Film Transistors
- **Conclusions**

Ekimov, A. I., Efros, A. L., & Onushchenko, A. A. (1985). Quantum size effect in semiconductor microcrystals. Solid State Communications, 56(11), 921–924

FIRST PAPER ON NANO ECHNOLOGY (1985)



3

Quartum size EFFEO2 ID SERICCECH : MICHOCHTSTAls A.T.Bkinov, Al.L.Sfree, A.A.Juushehemico Ioffe Physicotechnical Institute, Leningrad, 194021, USER

(Received 9 September 1985 by V.M.Agranowich)

A growth technique of the semiconductor deverystels in a glassy disloctric savrix has been developed. This technique permits to vary the size of the grown microcrystals in a controlled senar from some tens to thousands of angatrons. The size dependence of absorption spectra of a sumber of I-VII and II-VI compounds grown by this technique have been studies. The size of the microcrystals being isoresses, a considerable short-save-length shift of the exciton linne and the fundamental absorption edge has been observed. This phanomenon is due to the size grantimation of the free entries and exciton energy spectra in the aircrystals.

Size affects in semiconductors have attracted much attention within the last far years. Naw were studied in quasi-two-dimensional structures

grown by solcoular beam opitaxy', so well as in three-dimensional microcrystals prepared by the substrate evapora-

tion technique". In this paper we report the discovery and a spectracecia study of a new class of objects that exhibits size effects - three dimensional sincozoods crystals of semicochuctor componds grown in a transparent dielectzio matrix.

I. Microcrystal growth

Microarystals were grown is a sulticomponent silicate glass in which the semicomineter plase of the concentration of about 1 % was dissolved during

the synthesis². At the secondary hast treatment of the glues supples, tackersion ask growth of sectionitator miencorrystals occurred as a result of a diffusive phase decomposition of the supersaturated solid colution. Fig.1 shows experimental dependence of the sverage reduce & of 0.8 and 0.001 microorystals as a function of the heat time for a number of temperatures. We lues of the sverage radius of intro-



Fig.1. Dependence of the everage radius a. of the CHS and CuCl microorystals vs heat time t at various comparatures of heat treatment.

Nanotechnology: 40,900,000 entries on GOOGLE

Definition: 100 nm or smaller

nan·o·tech·nol·o·gy

/ nanō tek näləjē/ 🌒

noun

the branch of technology that deals with dimensions and tolerances of less than 100 nanometers, especially the manipulation of individual atoms and molecules.

Just a Few of Scores of Nanotechnology Journals



Just a Few of Scores of Nanotechnology Books













JANUS – A Two Faced Greek God of Beginning and Passages

Industrial face of Nanotechnology

7



Research face of Nanotechnology

NANOSIZES



Toward 2 nm



TSMC is already on track to develop 2nm node, while 3nm planned for 2022

April 27, 2020 by David

https://optocrypto.com/tsmc-2nm-node-process-3nm-2022/

Patent filed 1926



Field Effect Transistor n-MOSFET and p-MOSFET



Integrated circuit chip designed by Noble Prize winner Jack Kirby of TI (1958).



By Source, Fair use, https://en.wikipedia.org/w/index.php?curid=34183097





MOSFET Types



FROM MOSFET TO ALL AROUND GATE

14



From M. S. Shur, Terahertz Plasmonic Technology, IEEE Sensors Journal, Invited, DOI: 10.1109/JSEN.2020.3022809

Minimum Transistor size

15

Silicon unit cell 0.543 nm (9 unit cells for 5 nm) Silicon –Silicon Dioxide interface 0.7 nm Silicon-Silicon Dioxide layer 1 nm



Ferdinand Hodler, Swiss (March 14, 1853 – May 19, 1918)

Band diagram in the direction perpendicular to the channel



Idealized MOSFET I-Vs



Charge Control Concept





Schematic cross-section of an n-channel MOSFET. The asymmetry in the shape of the depletion region is caused by the applied drain bias.

 $\mathbf{Q} = \mathbf{C} \mathbf{V}$

Band Diagram for Subthreshold Regime



19

Distance

UNIFIED CHARGE CONTROL MODEL

20

$$V_{GT} - V_F = \eta V_{th} \ln \left(\frac{n_s}{n_o} \right) + a(n_s - n_o)$$

where V_F is the quasi-Fermi potential measured relative to the Fermi potential at the source side of the channel ($V_F = 0$ at the source side of the channel and $V_F = V_{DS}$ at the drain side), is the ideality factor in the subthreshold region,

 V_{th} is the thermal voltage, and $a - q/c_a$ where

 $c_a = \frac{\varepsilon_i}{d_i + \Delta d}$ is the effective gate capacitance per unit area above the threshold (when the gate voltage swing $V_{GT} >> V_{th}$).

Current saturation



Currnt-Voltage Characteristics



From X. Liu, T. Ytterdal, V. Yu. Kachorovskii, and M. S. Shur, Compact terahertz SPICE/ADS model, IEEE Transactions on Electron Devices, Volume: 66, Issue:6, pp. 2496-2501, June 2019, DOI: 10.1109/TED.2019.2911485

Equivalent Circuit

23



X. Liu, K. Dovidenko, J. Park, T. Ytterdal, and M. Shur, Compact Terahertz SPICE Model: Effects of Drude Inductance and Leakage, IEEE TED, IEEE Transactions on Electron Devices, Volume: 65 Issue: 12, pp. 5350-5356, DOI: 1109/TED.2018.2875345

Multi segment THz SPICE









AIM-SPICE











CMOS





twin well CMOS Silicon On Insulator

After M. Shur, Introduction to Electronic Devices, Wiley (1996)



CMOS INVERTER



From M. S. Shur, Physics of Semiconductor devices, Prentice Hall, 1990)

Output Voltage And Crossbar Current



From M. S. Shur, Physics of Semiconductor devices, Prentice Hall, 1990)

Other FETs

- BICMOS
- **HFETs**
- a-Si TFTs
- poly-Si TFTs
- **MOS Controlled Thyristors**
- **Vertical FETs**
- **Ballistic FETs**
- **NERFETs**

SCALING





Scaled 50%

Interconnects and Contacts Problems



From ITRS and Mark Bohr (Intel) Figure from IBM

Minimum Feature Size (1971 – 2020)



Moore's Law – The number of transistors on integrated circuit chips (1971-2016)



Moore's law describes the empirical regularity that the number of transistors on integrated circuits doubles approximately every two years. This advancement is important as other aspects of technological progress – such as processing speed or the price of electronic products – are strongly linked to Moore's law.



Data source: Wikipedia (https://en.wikipedia.org/wiki/Transistor_count)

34

The data visualization is available at OurWorldinData.org. There you find more visualizations and research on this topic.

Four cents per gigabyte



1TB Micro Memory Card v

by Generic



h Best Deal h

Price: \$39.97 & FREE Shipping

Pay \$39.97 \$0.00 after using available Ar

Note: Not eligible for Amazon Prime.

- XC MICRO MEMORY CARD WITH ADAI
- CLASS 10
- PLUG & PLAY SUPPORTS ANDROID, V
- USPS SAME DAY SHIPPING

Compare with similar items

New (2) from \$39.97 & FREE shipping.

Report incorrect product information.



"Alexa, where's my stuf Track your orders with A

Making MOSFETs

- 36
- Step 1: Logic Design (Boolean algebra)
- Step 2: Circuit Design
- Step 3: Layout Design
- Step 4 Mask Making
- Step 5 Fabrication



- □ Step 6: Wafer Probing, Scribing and dicing
- Step 7: Die Attachment, Wire Bonding, Encapsulation
- Step 8: Testing
Fabrication

Oxidation

- Dry: lower rate; higher quality
- Wet: higher rate; lower quality
- Deposition
- Implantation/diffusion
- Etch (dry and wet etch)

1. Grow field oxide					
2 Etch oxide for pMOSEET					
p-type substrate					
3. Diffuse n-well					
oc.					
4 Etch oxide for pMOSEET					
4. Etch oxide for hMOSFET					
p-type substrate					
5. Grow gate oxide					
ox.					
p-type substrate					
6. Deposit polysilicon					
p-type substrate					
7. Etch polysilicon and oxide					
p-type substrate					
8. Implant sources and drains					
n+ n+ p+ p+					
p-type substrate					
9. Grow hitride					
0X n+ n+ p+ p+					
p-type substrate					
10. Etch hithde					
n+ n+ p+ p+					
p-type substrate					
11. Deposit metal					
p-type substrate					
12. Etch metal					
p-well					

Photolithography

- 38
- Covers of the substrate with photoresist
- Selectively expose using masks (70 to 90 masks)
 Develops the photoresist to define the patterns



- C_D critical dimension
- k_1 process related factor (~0.4)
- λ wavelength of light
- n- index of refraction
- D- lens diameter
- f f-number

Using UV light



EUV Laser



J. Hruska ,EUV Integration at 5nm Still Risky, With Major Problems to Solve, 3/6/2018, https://www.extremetech.com/

Global Foundries Stops All 7nm Development: To Focus on Specialized Processes

41



20 billion dollars invested by Mudalaba Investment Company, Abu Dhabi

by Anton Shilov & Ian Cutress https://www.anandtech.com/, 8/27/2018



Evolutionary scaling down to 130 nm

43

□ 130 nm Motorola PowerPC 7447 and 7457 2002



90 nm and below strained Si-SiGe to increase mobility

44

Up to 4.17% lattice mismatch



S. Deora, A. Paul, R. Bijesh, J. Huang, G. Klimeck, G. Bersuker, et al. Intrinsic reliability improvement in biaxially strained SiGe p-MOSFETs IEEE Electron Dev Lett, 32 (3) (2011), pp. 255-257



K.-W. Ang, J. Lin, C.-H. Tung, N. Balasubramanian, G. S. Samudra and Y. C. Yeo, IEEE Trans. ED, Vol. 55, pp. 850-857 (2008)

65 nm down to 20 nm High K dielectric



1998 coaxial HD FET (FINFET prototype)



Ji.-Q. Lu, M. J. Hurt, W. C. B. Peatman, and M. S. Shur, Heterodimensional Field Effect Transistors for Ultra Low Power Applications, GaAs IC Symposium 20-th Annual Technical Digest, Atlanta, Georgia, 98CH36260, pp. 187-190 (1998)





W. C. B. Peatman, R. Tsai, R. M. Weikle, II, and M. S. Shur, Microwave Operation of Multi-Channel 2-D MESFET, Electronics Letters, Vol. 34, No. 10, pp. 1029-1030, 14 May, 1998

24 nm down to 7 nm: FINFET



W. Stillman, C. Donais, S. Rumyantsev, M. Shur, D. Veksler, C. Hobbs, C. Smith, G. Bersuker, W. Taylor and R. Jammy, Silicon FIN FETs as detectors of terahertz and sub-terahertz radiation, International Journal of High Speed Electronics and Systems, vol. 20, No. 1, pp. 27-42 March (2011)

First FINFET 1999: Huang, X. et al. (1999) "Sub 50-nm FinFET: PMOS" International Electron Devices Meeting Technical Digest, p. 67. December 5–8, 1999.

INTEL: 10 nm in iPhone X



Image: Intel

From Rachel Cortland, posted 30 March 2017 https://spectrum.ieee.org/nanoclast/semiconductors/processors/intel-now-packs-100-million-transistors-ineach-square-millimeter

5 nm to 3 nm: All Around FET



FIRST PROPOSED in 1998: Ji.-Q. Lu, M. J. Hurt, W. C. B. Peatman, and M. S. Shur, Heterodimensional Field Effect Transistors for Ultra Low Power Applications, GaAs IC Symposium 20-th Annual Technical Digest, Atlanta, Georgia, 98CH36260, pp. 187-190 (1998)

Who is left at 7 nm?



Number of Transistors Per 1US\$



Chip Design Cost in Millions of US\$ versus technology node in nm



Data form: M. LaPedus, Semiconductor Engineering. https://semiengineering.com/big-trouble-at-3nm/

Collision Dominated, Overshoot, and Ballistic Transport



DC Ballistic mobility

54

Transit time L/v

A. A. Kastalsky and M. S. Shur, Conductance of Small Semiconductor Devices, Solid State Comm. Vol. 39, No. 6, p. 715-718 (1981)

$\sum \bigoplus \mu_{bal} = \frac{e\tau_{eff}}{m}; \ \tau_{eff} = \alpha \frac{L}{v}; \ \mu_{bal} = \alpha \frac{eL}{mv}$

Values of constant α and thermal and Fermi velocities for 2D and 3D geometries (see Eq. (1)). k_B is the Boltzmann constant, *T* is temperature (K).

Geometry	Degenerate		Non-degenerate	
2D	$\alpha = \frac{2}{\pi}$	$v_F = \frac{\hbar}{m} \sqrt{2\pi n_s} [8]$	$\alpha = \frac{1}{2}$	$v_{th} = \left(\frac{\pi k_B T}{2m}\right)^{1/2} [4]$
3D	$\alpha = 3/4$	$v_F = \frac{\hbar}{m} \left(3\pi^2 n_s \right)^{3/4}$	$\alpha = \frac{2}{\pi}$	$v_{th} = \left(\frac{8k_BT}{\pi m}\right)^{1/2} [3]$

From: A. P. Dmitriev and M. S. Shur, Ballistic admittance: Periodic variation with frequency, Appl. Phys. Lett, 89, 142102, (2006);

Ballistic mobility in Si: proportional to length



Data from W. Knap, F. Teppe, Y. Meziani, N. Dyakonova, J. Lusakowski, F. Bouef, T. Skotnicki, D. Maude, S. Rumyantsev and M. S. Shur, Appl. Phys. Lett, Vol. 85, No 4, pp. 675-677 (2004)

D. Antoniadis, IEEE Transactions on Electron Dev. Vol. 63, No 7, pp. 2650 – 2656 (2016)

Speed is in the femtosecond range



M. Shur, A. Muraviev, G. Rupper, and S. Rudin, THz Pulse Detection by Photoconductive Plasmonic High Electron Mobility Transistor with Enhanced Sensitivity, Device Research Conference (DRC) 2016

Spatial decay of overdamped plasma waves

57



A. Gutin, S. Nahar, M. Hella, and M. Shur, Modeling Terahertz Plasmonic Si FETs With SPICE, IEEE Trans. on Terahertz Science and Technology, issue 99. Pp. 1-5, (2013)

Si CMOS operate in THz range



From International Technology Roadmap for Semiconductors (ITRS) http://public.itrs.net

Problems to solve and Applications

Problem

Solution

Foundry models work up to 30 GHz for technology that works up to 300 GHz or higher

THz applications are limited by technology cost Use, improve, and maintain THz SPICE validated by foundry models

Use 22 nm and under Si technology and decrease the design cost

Benefits

Dramatically reduced design cost, more efficient robust design, for sub-THz range using Si technology

Multibillion market in THz <u>communications</u>, <u>robotics. Sensing, IoT</u>, <u>security, biomedicine</u> <u>Education, industrial</u> <u>control, VLSI testing</u>

Conventional SPICE and THz SPICE

Conventional SPICE



THz SPICE







Modeling and Simulation of Advanced Semiconductor Devices



Device Physics



Modeling for Device Optimization



Monte Carlo Modeling



Modeling for Device Design



Modeling of Electronic/ Photonic VLSI



THz Applications





From T. Otsuji and M.S. Shur, Terahertz Plasmonics. Good results and great expectations, IEEE Microwave Journal October 2014

Cyber security problem?

Super Micro China super spy chip super scandal: US Homeland Security, UK spies back Amazon, Apple denials

Officials: Not saying Bloomberg was wrong, we just believe biz saying Bloomberg was wrong

By Richard Chirgwin 8 Oct 2018 at 06:01

90 📮 SHARE 🔻



UPDATED UK spymasters and US Homeland Security officials have supported Western tech companies' denials that Chinese agents were able to smuggle hidden surveillance chips into Super Micro servers.

THz testing of VLSI



Testing VLSI under bias



transistor 2 f=300GHz transistor 3 -0.5 -0.4 -0.3 -0.2 -0.1 0.0 Gate voltage V_a, V

chip "B", damaged

Ground

Ground

Sources S. S. Rumyantsev, A. Muraviev, S. Rudin, G. Rupper, M. Reed, J. Suarez and M. Shur, Terahertz Beam Testing of Millimeter Wave Monolithic Integrated Circuits, IEEE Sensors Journal, IEEE Sensors J., Vol. 17, No. Sep. 1, pp. 5487-5490 (2017)

Virgin

-0.5 -0.4 -0.3 -0.2 -0.1 0.0

Gate voltage V., V

Damaged

THIN FILM TRANSISTORS

66

Mobility gap between Si and TFTs is shrinks.



Silicon FTs

TFT Field Effect Mobility





New Materials Enable High Mobility TFTs





Large Area Inexpensive Flexible Electronics (LIFE)



Electronic Clothing, Paper, Jewelry, Signs, "Sensitive Skin" for robots, vehicles and smart wall paper

Actual Implementation (up to 250 m x 30 m DISPLAYS)



4 levels and 5:1 aspect ratio

Conclusions

- Overcoming numerous technology challenging industrial nanotechnology is reaching 3 nm technology and planning a 1 nm node but only 3 companies reached the 7 nm node
- Astronomical cost of chip design should be reduced by accounting for new ballistic/plasmonic physics
- Si CMOS technology enabled sub-THz and THz technology

72

 This film transistors shrink the performance gap with Si CMOS reaching dimensions< 50 nm at 2 m x 2 m sizes
Acknowledgment

73

This work was made possible by Army Research Laboratory under ARL MSME Alliance (Project Manager Dr. Meredith Reed), by Army Research Office (Program Manager Dr. Joe Qiu) and by Office of Naval Research (Project Manager Dr. Paul Maki)







Special thanks to NRL for 2016, 2018, 2019, 2020 Distinguished Faculty Summer Fellowships