Energy Efficient Computing in Nanoscale CMOS
Topic info
Future computing systems spanning exascale supercomputers to wearable devices demand orders of magnitude improvements in energy efficiency while providing desired performance. The system-on-chip (SoC) designs need to span a wide range of performance and power across diverse platforms and workloads. The designs must achieve robust near-threshold-voltage (NTV) operation in nanoscale CMOS process while supporting a wide voltage-frequency operating range with minimal impact on die cost. We will discuss circuit and design technologies to overcome the challenges posed by device parameter variations, supply noises, temperature excursions, aging-induced degradations, workload and activity changes, and reliability considerations. The major pillars of energy-efficient SoC designs are: (1) circuit/design optimizations for fine-grain multi-voltage & wide dynamic range, (2) fine-grain on-die power delivery & management, (3) dynamic adaptation & reconfiguration, (4) dynamic on-die error detection & correction, and (5) efficient interconnects.
Date and Time
Location
Hosts
Registration
- Date: 19 Jul 2018
- Time: 02:45 PM to 05:00 PM
- All times are (GMT-08:00) US/Pacific
-
Add Event to Calendar
- Q Auditorium
- 6455 Lusk Blvd,
- San Diego, , California
- United States CA 92121
- Building: Q auditorium
- Contact Event Host
- Co-sponsored by Alvin Loke (alvin.loke@alumni.stanford.edu)
- Starts 06 July 2018 09:13 PM
- Ends 18 July 2018 12:00 AM
- All times are (GMT-08:00) US/Pacific
- No Admission Charge
Speakers
Vivek De (Distinguished lecturer SSC societty)
Biography:
Vivek De is an Intel Fellow and Director of Circuit Technology Research in Intel Labs. He is responsible for providing strategic technical directions for long term research in future circuit technologies and leading energy efficiency research across the hardware stack. He has 249 publications in refereed international conferences and journals and 209 patents issued, with 26 more patents filed (pending). He received an Intel Achievement Award for his contributions to an integrated voltage regulator technology. He received a Best Paper Award at the 1996 IEEE International ASIC Conference, and nominations for Best Paper Awards at the 2007 IEEE/ACM Design Automation Conference (DAC) and 2008 IEEE/ACM International Conference on Computer-Aided Design (ICCAD). One of his publications was recognized in the 2013 IEEE/ACM Design Automation Conference (DAC) as one of the "Top 10 Cited Papers in 50 Years of DAC". He received a PhD in Electrical Engineering from Rensselaer Polytechnic Institute, Troy, New York. He is a Fellow of the IEEE.
Agenda
2:45-3:15pm Sign-In and Networking
3:15-5:00pm Seminar
NOTE: Please make sure to provide the following when registering as per Qualcomm requirements:
Name, Email, Contact Phone #, *and* Country of Citizenship as per requirements.