Tutorial on Low Power Methodologies, Techniques, and Tools


This 2-day tutorial will focus on low power design circuits and systems, including techniques, tools and methodologies.


September 7-8, 2017, 8:00 a.m. to 16:00 p.m.


  • Low Power Design, Systems and Applications.
  • Low Power Features of IC and Systems.
  • Low Power Design Methodologies
  • Power Integrity of Boards and Interconnects

  Date and Time




  • Start time: 07 September 2017 08:00 AM
  • End time: 08 September 2017 04:30 PM
  • All times are America/Costa_Rica
  • Google_Cal_icon Add to Google Calendar
  • Instituto Tecnológico de Costa Rica
  • Cartago, Cartago
  • Costa Rica 30101
  • Building: k1, Electronics Engineering

Staticmap?size=250x200&sensor=false&zoom=14&markers=9.855892%2c 83
  • Registration closed


Technical Program: 

Thursday 7 Sept.

Presenters Topic Schedule
Maria J. Quiros, Intel Costa Rica Low Power Essentials 9:00-10:00
Jose E. Campos Murillo, Marco Espinoza, Intel Costa Rica Power management features in Intel processors 10:30-11:30



Juan M. Sanchez Corrales, Intel Costa Rica Scalable methodology to measure power on a HPC cluster 13:00-14:00
Martin Peterburg Alzaradel, Julio Soto Benavides. Intel Costa Rica Power Integrity Techniques for Optimized Power Consumption & Performance 14:30-15:30


Friday 8 Sept.

Presenters Topic Schedule
Dr. Alfredo Arnaud, UCU, Uruguay  Ultra Low Power VLSI Analog Design for IMDs 8:00-11:30, with coffee-break
Dr. Elkim Roa, Onchip UIS, Colombia



5-10 Gbs low-power SOC Interfaces based on RISC-V 13:00-16:30, with coffee-brea