DTC-Based Digital PLLs - SSCS Distinguished Lecturer

Share

On Wednesday, Nov. 15, 2017, Professor Carlo Samori, Politecnico di Milano, Italy, will give a Solid-State Circuits Society (SSCS) Distinguished Lecture (DL) on DTC-Based Digital PLLs. The meeting will be held at Princeton University, Princeton, NJ, in the Engineering Quadrangle, Room B205 (Department of Electrical Engineering). The lecture starts at 5 pm and ends at 6 pm.

Everyone is welcome to attend. Please use the registration link below if possible - this will give the organizers a more accurate headcount. If you have any questions, please contact Kaushik Sengupta (kaushiks@princeton.edu), Nagi Naganathan (nagisub@gmail.com) or Adriaan van Wijngaarden (avw@ieee.org).




  Date and Time

  Location

  Contact

  Registration



  • Princeton University
  • Department of Electrical Engineering
  • Princeton , New Jersey
  • United States 08544
  • Building: Engineering Quadrangle
  • Room Number: B205
  • Click here for Map

Staticmap?size=250x200&sensor=false&zoom=14&markers=40.3509162%2c 74
  • Co-sponsored by Kaushik Sengupta, Princeton University
  • Starts 15 October 2017 12:00 PM
  • Ends 15 November 2017 05:00 PM
  • All times are US/Eastern
  • No Admission Charge
  • Register


  Speakers

Prof. Carlo Samori

Prof. Carlo Samori of Politecnico di Milano, Italy

Topic:

DTC-Based Digital PLLs

Digital phase-locked loops (DPLLs) have emerged in the last ten years as an important alternative to analog PLLs, also for fractional-N synthesis in wireless applications where a very demanding spectral purity is required. While in the initial implementations the key building block of DPLLs was a multi-bit time to digital converter (TDC), which is a power consuming circuit analog to an ADC, record performance has been ultimately obtained by exploiting an architecture featuring a time arbiter, i.e., a single-bit TDC, driven by a multi bit digital-to-time converter (DTC). The key enabling idea is to exploit the dithering property of the thermal noise always present in a circuit. The presentation reviews the path that has led to this approach, which epitomize how scaled CMOS technologies may enable powerful calibration techniques achieving unprecedented performance.

Biography:

Carlo Samori received a Ph.D. in electrical engineering in 1995, from the Politecnico di Milano, Italy, where he is now a professor. His research interests are in the area of RF circuits, in particular of design and analysis of VCOs and high performance frequency synthesizers. He has collaborated with several semiconductor companies. He is a co-author of more than 100 papers and of the book Integrated Frequency Synthesizers for Wireless Systems (Cambridge University Press, 2007). Prof. Samori has been a member of the Technical Program Committee (TPC) of the IEEE International Solid-State Circuits Conference and he is a member of the TPC of the European Solid-State Circuits Conference. He has been a Guest Editor for the December 2014 issue of the Journal of Solid-State Circuits. Carlo Samori is a Distinguished Lecturer of the IEEE Solid-State Circuits Society and an IEEE Fellow.

Prof. Carlo Samori of Politecnico di Milano, Italy

Topic:

DTC-Based Digital PLLs

Biography:





Agenda

Date: Wednesday, November 15, 2017

Time: 5.00 pm - 6:00 pm