FPGA Compute Processing Technologies and Workflows
A High Plains Section and Signal Processing Society Sponsored Event
Presentation Focus: Evolution of FPGA Compute Hardware, Algorithm development and Programming Methodologies.
Abstract:
Beginning with the inclusion of simple multiplier blocks at the 130nM process node, FPGA compute hardware solutions have continually evolved becoming more capable, flexible, and scalable with each generation. These embedded compute elements, together with high density RAM elements, flexible logic modules, and ubiquitous interconnect support implementation of extremely compute intensive algorithms in a power efficient manner.
Growing FPGA compute capabilities provide more options for implementation and more options to manage data flow and for partitioning complex compute operations between hardware and software. Algorithm Developers, Software Programmers, Embedded Programmers and FPGA Hardware Engineers can all contribute to this process and tool chains are evolving to support this collaboration. Complex systems also must be verified which drives the need for a more unified flow that supports all phases of the development process. Higher level tools have evolved to the point where there are several alternatives from which to choose.
Date and Time
Location
Hosts
Registration
- Date: 17 May 2018
- Time: 06:00 PM to 09:00 PM
- All times are (UTC-07:00) Mountain Time (US & Canada)
- Add Event to Calendar
- 228 East 4th Street
- Loveland, Colorado
- United States 80537
- Building: Rialto Center, 2nd Floor
- Room Number: Deveraux Room
- Click here for Map
- Contact Event Host
- Co-sponsored by jlagrotta@gmail.com
- Starts 12 December 2017 12:00 AM
- Ends 17 May 2018 12:00 AM
- All times are (UTC-07:00) Mountain Time (US & Canada)
- No Admission Charge
Speakers
Mark Moyer
FPGA Compute Processing Technologies and Workflows
Presentation Focus: Evolution of FPGA Compute Hardware, Algorithm development and Programming Methodologies.
Abstract:
Beginning with the inclusion of simple multiplier blocks at the 130nM process node, FPGA compute hardware solutions have continually evolved becoming more capable, flexible, and scalable with each generation. These embedded compute elements, together with high density RAM elements, flexible logic modules, and ubiquitous interconnect support implementation of extremely compute intensive algorithms in a power efficient manner.
Growing FPGA compute capabilities provide more options for implementation and more options to manage data flow and for partitioning complex compute operations between hardware and software. Algorithm Developers, Software Programmers, Embedded Programmers and FPGA Hardware Engineers can all contribute to this process and tool chains are evolving to support this collaboration. Complex systems also must be verified which drives the need for a more unified flow that supports all phases of the development process. Higher level tools have evolved to the point where there are several alternatives from which to choose.
Biography:
Mark Moyer is a Field Applications Engineer with Intel Corporation providing local and remote support to worldwide Intel customers developing FPGA based designs for the Data Center, Industrial, Communications, and Test and Measurement markets.
- Ten + years implementing analog, mixed signal and digital read/write channel and servo channel designs in data storage products.
- Fifteen years supporting FPGA design development for Altera and now Intel.
B.S. Electrical Engineering, University of Colorado Denver 1992
Agenda
6:00-6:30 pm Networking Time
6:30-6:45 business Meeting
6:45 -8:30 Main Presentation