[Legacy Report] Two-day workshop on Analog IC Design: Bridging gap between academic and industry : vTools Events

IEEE.org | IEEE Xplore Digital Library | IEEE Standards | IEEE Spectrum | More Sites

[Legacy Report] Two-day workshop on Analog IC Design: Bridging gap between academic and industry

#Analog #IC #Design #for #Reliability #Robustness #Layout #CMOS #Fabrication

The two day workshop was conducted jointly by CBIT Hyderabad and IEEE CAS/EDS Joint Chapter of Hyderabad. All the speakers for the technical session were from industry (AMS Semiconductors India Pvt. Ltd).

No: of Participants: Total = 73

Classification based on IEEE membership: IEEE-Members =7, NON-IEEE= 66

Classification based on Category of Registration: Faculty =26, PhD Scholars =6, ME Students = 41

Program started with Inaugural ceremony and lamplighting by guests. Mr. Sai Vemuri, Head, AMS Semiconductors was the chief guest of the day and delivered a keynote lecture on why workshops are useful and what is means to bridge the gap between industry and academia.

After the keynote talk, the series of presentations started with the first speaker, Mr. A.G.Krishna Kanth who is Senior Manager, AMS Semiconductors. The topic of the this session was about motivation for Analog Circuit Design, Economic of IC Design, Understanding Application requirements. This session was followed by Lunch. Post-lunch session was handled by Mr. Ravi kumar, Senior Engineer from AMS. He spoke about Understanding requirement specification, Breaking down the system spec into block spec, Design and simulations. The next day (Day2) started with presentation by Mr. Rohit Ranganathan, Senior Engineer from AMS, on ESD/EMC Concept, Process corners, Montecarlo variation, desiign guidelines for reliability, manufacturibility, quality and safety. Lunch followed this session. Post-Lunch session was handled by Mr. Sridhar Setty, Layout Engineer from AMS. He spoke on GDS, Layout guidelines. Followed by this there were series of demonstration to the participants on Full-chip Layout, Mask, Wafer, Waferbox, Backgrinded Wafers. The last part of the technical sessions was handled by Mr. Krishna Kanth who spoke about validation, need for ATE Testing, Application and unlimited production.

The technical sessions were followed by feedback from participants, distribution of certificates, report of the 2-day event and valedictory function. The over all feedback from the participants has been excellent.