Designing Learning Systems based on Nanoscale Devices
In this talk, spekaer will be discussing the ARCHITECTURE AND DESIGN METHODOLOGY of Learning Systems based on Nanoscale Devices
Date and Time
Location
Hosts
Registration
-
Add Event to Calendar
- 154 Summit Street, Newark, NJ 07102
- Newark, New Jersey
- United States 07102
- Building: ECEC
- Room Number: 202
- Click here for Map
- Contact Event Host
-
Ajay K. Poddar, Ph.: 201-560-3806, email:akpoddar@ieee.org
Durga Misra, +1-973-596-5739, email: dmisra@ieee.org
Edip Niver, email: edip.niver@njit.edu
Anisha Apte, email: anisha_apte@ieee.org
- Co-sponsored by AP/MTT17, ED/CAS, NJIT
Speakers
Prof. Bipin Rajendran of NJIT, NEWRAK, NJ, USA
Designing Learning Systems based on Nanoscale Devices
In this talk, spekaer will be discussing the ARCHITECTURE AND DESIGN METHODOLOGY of Learning Systems based on Nanoscale Devices
Biography:
Dr. Bipin Rajendran is an Associate Professor in the Helen and John C. Hartmann Department of Electrical and Computer Engineering, New Jersey Institute of Technology. He directs the Intelligent Computing Laboratory at NJIT. He was a Master Inventor and Research Staff Member at IBM T. J. Watson Research Center in New York during 2006-2012 and a faculty member in the Electrical Engineering Department at I.I.T. Bombay during 2012-2015. His research focuses on building algorithms, devices and systems for brain-inspired computing. He received his MS and PhD in Electrical Engineering from Stanford University in 2003 and 2006 respectively. His BS in Instrumentation Engineering from IIT Kharagpur, India
Address:ECE Dept, NJIT, NEWARK, New Jersey, United States
Agenda
03:30 PM - 03:45 PM : Refreshments and Networking
03:45 PM - 4:30 PM: Prof. Bipin Rajendran, ECE Dept. NJIT, Newark, NJ, USA
You do not have to be an IEEE Member to attend. Refreshmen is free for all attendess. Please invite your friends and colleagues to take advantages of this Invited series of Distinguished Lectures. You need to register.
Co-sponsor by MTT/AP and ED/CAS Chapters