Packaging of Electronics for Medical, Health and Wearables Applications [Chapter of the Heterogeneous Integration Roadmap]

#heterogeneous #integration #advance #packaging #new #materials #assembly #technologies #forecasts
Share

 REGISTER ONLY AT - ie NOT at this site/ vTools

www.cpmt.org/scv/?p=1219   until Sep 9 2020

eps.ieee.org/education/eps-webinars.html     day of webinar 

There is increasing interest in wireless medical and health monitoring. The adoption and continued innovation in flexible hybrid electronics is expected to drive this industry in the years to come — greater functionality in thinner and smaller spaces for both medical-grade and consumer-grade-based health monitors, as well as implantable and other medical devices. While traditional medical electronics may remain conservative in design, the adoption of flexible hybrid electronics for wearables that significantly advance packaging and assembly technologies are in the early stages. The integration of a variety of components and die (including thinned and unpackaged processors, memory, sensors, MEMS, RF, optical, power sources, etc.), together with printed circuits on thin flexible substrates, will create the next generation of wearable medical systems. Many new materials, assembly methods and applications are now demonstrated in the literature.
This presentation will describe these technologies including the target applications, the materials, deposition methods, components, device integration and reliability. It will discuss trends and challenges expected in the coming years.



  Date and Time

  Location

  Hosts

  Registration



  • Add_To_Calendar_icon Add Event to Calendar
If you are not a robot, please complete the ReCAPTCHA to display virtual attendance info.
  • Santa Clara, California
  • United States

  • Contact Event Host
  • Starts 01 September 2020 08:52 PM UTC
  • Ends 10 September 2020 03:30 PM UTC
  • No Admission Charge


  Speakers

Mark of UIUC

Mark Poliks is a Professor of Materials Science and Engineering and Director of the Center for Advanced Microelectronics Manufacturing at Binghamton University. In 2006 he established the first research center to explore the application of roll-to-roll processing methods, including large-area photolithography, to flexible electronics and displays, with equipment funding from the United States Display Consortium (USDC) and the Army Research Lab. His research is in the areas of industry relevant topics that include: high performance electronics packaging, flexible hybrid electronics, medical and industrial sensors, materials, processing, aerosol jet printing, roll-to-roll manufacturing, in-line quality control and reliability. H He is the recipient of the SUNY Chancellor’s Award for Excellence in Research. He leads the New York State Node of the DoD NextFlex Manufacturing USA and was named a 2017 NextFlex Fellow. He has authored more than one-hundred technical papers and holds forty-eight US patents. Previously he held senior technical management positions at IBM Microelectronics and Endicott Interconnect. He is an active member of the IEEE Electronics Packaging Society’s Electronic Component and Technology Conference and served as the 69th ECTC General Chair.

Rohit of IIT Ropar

Biography:

Rohit Sharma (M’07 – SM’15) received the B.E. degree in electronics and telecommunication engineering from North Maharashtra University, India, in 2000, the M. Tech. degree in systems engineering from Dayalbagh Educational Institutes, India, in 2003 and the Ph.D. degree in electronics and communication engineering from Jaypee University of Information Technology, India, in 2009. He worked as a Post-Doctoral Fellow at the Design Automation Lab at Seoul National University, Seoul, Korea from Jan 2010 to Dec 2010. He was a Post-Doctoral Fellow at the Interconnect Focus Centre at Georgia Institute of Technology, Atlanta, USA from Jan 2011 to Jun 2012. Dr. Sharma joined the department of electrical engineering at the Indian Institute of Technology Ropar in 2012, where he is currently an Associate Professor. All along his tenure at IIT Ropar, he has initiated activities in the area of Electronic Packaging. His current research interests include design of high-speed chip-chip and on-chip interconnects, Graphene based nanoelectronic devices and interconnects, Signal and Thermal integrity in high-speed interconnects and 3D ICs/packages and application of Machine Learning in advanced packaging and systems. He is also the coordinator of the Indo-Taiwan Joint Research Centre on Artificial Intelligence and Machine Learning at IIT Ropar. He is an Associate Editor of the IEEE Transactions on Components, Packaging and Manufacturing Technology and a Program Committee member in IEEE EPEPS and IEEE EDAPS. He has been the General Co-Chair of the IEEE EDAPS in 2018. He is the Co-Chair of the IEEE EPS Technical Committee on Electrical Design, Modeling, and Simulation and is a Senior Member of the IEEE.